linux-kernel - RE: [PATCH v2] PCI: dwc: Add upper limit address for outbound iATU

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <000501d6e41f$76b1c810$64155830$@samsung.com>
Date:   Wed, 6 Jan 2021 17:01:21 +0530
From:   "Pankaj Dubey" <pankaj.dubey@...sung.com>
To:     "'Shradha Todi'" <shradha.t@...sung.com>,
        <linux-kernel@...r.kernel.org>, <linux-pci@...r.kernel.org>
Cc:     <jingoohan1@...il.com>, <gustavo.pimentel@...opsys.com>,
        <robh@...nel.org>, <lorenzo.pieralisi@....com>,
        <bhelgaas@...gle.com>, <sriram.dash@...sung.com>,
        <niyas.ahmed@...sung.com>, <p.rajanbabu@...sung.com>,
        <l.mehra@...sung.com>, <hari.tv@...sung.com>
Subject: RE: [PATCH v2] PCI: dwc: Add upper limit address for outbound iATU



> -----Original Message-----
> From: Shradha Todi <shradha.t@...sung.com>
> Sent: Wednesday, January 6, 2021 4:20 PM
> To: linux-kernel@...r.kernel.org; linux-pci@...r.kernel.org
> Cc: jingoohan1@...il.com; gustavo.pimentel@...opsys.com;
> robh@...nel.org; lorenzo.pieralisi@....com; bhelgaas@...gle.com;
> pankaj.dubey@...sung.com; sriram.dash@...sung.com;
> niyas.ahmed@...sung.com; p.rajanbabu@...sung.com;
> l.mehra@...sung.com; hari.tv@...sung.com; Shradha Todi
> <shradha.t@...sung.com>
> Subject: [PATCH v2] PCI: dwc: Add upper limit address for outbound iATU
> 
> The size parameter is unsigned long type which can accept size > 4GB. In that
> case, the upper limit address must be programmed. Add support to program
> the upper limit address and set INCREASE_REGION_SIZE in case size > 4GB.
> 
> Signed-off-by: Shradha Todi <shradha.t@...sung.com>
> ---
> v1: https://lkml.org/lkml/2020/12/20/187
> v2:
>    Addressed Rob's review comment and added PCI version check condition
> to
>    avoid writing to reserved registers.
> 

Reviewed-by: Pankaj Dubey <pankaj.dubey@...sung.com>

>  drivers/pci/controller/dwc/pcie-designware.c | 9 +++++++--
> drivers/pci/controller/dwc/pcie-designware.h | 1 +
>  2 files changed, 8 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/pci/controller/dwc/pcie-designware.c
> b/drivers/pci/controller/dwc/pcie-designware.c
> index 74590c7..1d62ca9 100644
> --- a/drivers/pci/controller/dwc/pcie-designware.c
> +++ b/drivers/pci/controller/dwc/pcie-designware.c
> @@ -290,12 +290,17 @@ static void __dw_pcie_prog_outbound_atu(struct
> dw_pcie *pci, u8 func_no,
>  			   upper_32_bits(cpu_addr));
>  	dw_pcie_writel_dbi(pci, PCIE_ATU_LIMIT,
>  			   lower_32_bits(cpu_addr + size - 1));
> +	if (pci->version >= 0x460A)
> +		dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_LIMIT,
> +				   upper_32_bits(cpu_addr + size - 1));
>  	dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_TARGET,
>  			   lower_32_bits(pci_addr));
>  	dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_TARGET,
>  			   upper_32_bits(pci_addr));
> -	dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, type |
> -			   PCIE_ATU_FUNC_NUM(func_no));
> +	val = type | PCIE_ATU_FUNC_NUM(func_no);
> +	val = ((upper_32_bits(size - 1)) && (pci->version >= 0x460A)) ?
> +		val | PCIE_ATU_INCREASE_REGION_SIZE : val;
> +	dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, val);
>  	dw_pcie_writel_dbi(pci, PCIE_ATU_CR2, PCIE_ATU_ENABLE);
> 
>  	/*
> diff --git a/drivers/pci/controller/dwc/pcie-designware.h
> b/drivers/pci/controller/dwc/pcie-designware.h
> index 8b905a2..7da79eb 100644
> --- a/drivers/pci/controller/dwc/pcie-designware.h
> +++ b/drivers/pci/controller/dwc/pcie-designware.h
> @@ -102,6 +102,7 @@
>  #define PCIE_ATU_DEV(x)			FIELD_PREP(GENMASK(23,
> 19), x)
>  #define PCIE_ATU_FUNC(x)		FIELD_PREP(GENMASK(18, 16), x)
>  #define PCIE_ATU_UPPER_TARGET		0x91C
> +#define PCIE_ATU_UPPER_LIMIT		0x924
> 
>  #define PCIE_MISC_CONTROL_1_OFF		0x8BC
>  #define PCIE_DBI_RO_WR_EN		BIT(0)
> --
> 2.7.4