[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <cover.1610146597.git.sudaraja@codeaurora.org>
Date: Fri, 8 Jan 2021 15:15:59 -0800
From: Sudarshan Rajagopalan <sudaraja@...eaurora.org>
To: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
will@...nel.org, anshuman.khandual@....com, david@...hat.com
Cc: Sudarshan Rajagopalan <sudaraja@...eaurora.org>
Subject: [PATCH 0/1] arm64: reduce section size for sparsemem
This patch is the follow-up from the discussions in the thread [1].
Reducing the section size has the merit of reducing wastage of reserved memory
for huge memory holes in sparsemem model. Also with smaller section size gives
more grunularity and agility for memory hot(un)plugging.
This patch tends to use the suggestion from David Hildenbrand in thread [1]
to set the least possible SECTION_SIZE_BITS for 4K, 16K and 64K page granule.
That is 27 (128MB) for 4K/16K and 29 (512MB) for 64K page granule.
[1] https://lore.kernel.org/lkml/cover.1609895500.git.sudaraja@codeaurora.org/T/#m8ee60ae69db5e9eb06ca7999c43828d49ccb9626
Sudarshan Rajagopalan (1):
arm64: reduce section size for sparsemem
arch/arm64/include/asm/sparsemem.h | 10 ++++++++--
1 file changed, 8 insertions(+), 2 deletions(-)
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
Powered by blists - more mailing lists