[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210111151704.26296-2-max.krummenacher@toradex.com>
Date: Mon, 11 Jan 2021 16:17:04 +0100
From: Max Krummenacher <max.oss.09@...il.com>
To: Max Krummenacher <max.oss.09@...il.com>
Cc: Max Krummenacher <max.krummenacher@...adex.com>,
Lucas Stach <l.stach@...gutronix.de>,
linux-arm-kernel@...ts.infradead.org,
Fabio Estevam <festevam@...il.com>,
Rouven Czerwinski <r.czerwinski@...gutronix.de>,
linux-kernel@...r.kernel.org,
Ahmad Fatoum <a.fatoum@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Sascha Hauer <s.hauer@...gutronix.de>,
Russell King <linux@...linux.org.uk>,
Shawn Guo <shawnguo@...nel.org>,
NXP Linux Team <linux-imx@....com>
Subject: [PATCH 1/1] ARM: imx: build suspend-imx6.S with arm instruction set
When the kernel is configured to use the Thumb-2 instruction set
"suspend-to-memory" fails to resume. Observed on a Colibri iMX6ULL
(i.MX 6ULL) and Apalis iMX6 (i.MX 6Q).
It looks like the CPU resumes unconditionally in ARM instruction mode
and then chokes on the presented Thumb-2 code it should execute.
Fix this by using the arm instruction set for all code in
suspend-imx6.S.
Signed-off-by: Max Krummenacher <max.krummenacher@...adex.com>
---
arch/arm/mach-imx/suspend-imx6.S | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/mach-imx/suspend-imx6.S b/arch/arm/mach-imx/suspend-imx6.S
index 1eabf2d2834be..e06f946b75b96 100644
--- a/arch/arm/mach-imx/suspend-imx6.S
+++ b/arch/arm/mach-imx/suspend-imx6.S
@@ -67,6 +67,7 @@
#define MX6Q_CCM_CCR 0x0
.align 3
+ .arm
.macro sync_l2_cache
--
2.26.2
Powered by blists - more mailing lists