[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4824b486-79e7-a382-0168-8cf51e20f7c7@collabora.com>
Date: Wed, 13 Jan 2021 21:01:21 +0100
From: Enric Balletbo i Serra <enric.balletbo@...labora.com>
To: Hsin-Yi Wang <hsinyi@...omium.org>,
linux-arm-kernel@...ts.infradead.org
Cc: Rob Herring <robh+dt@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Mark Brown <broonie@...nel.org>,
Weiyi Lu <weiyi.lu@...iatek.com>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-mediatek@...ts.infradead.org
Subject: Re: [PATCH 1/3] dt-bindings: power: Add domain regulator supply
Hi Hsin-Yi,
Thank you for the patch.
On 7/1/21 11:49, Hsin-Yi Wang wrote:
> Some power domains (eg. mfg) needs to turn on power supply before power
> on.
>
> Signed-off-by: Hsin-Yi Wang <hsinyi@...omium.org>
Reviewed-by: Enric Balletbo i Serra <enric.balletbo@...labora.com>
> ---
> .../bindings/power/mediatek,power-controller.yaml | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
> index d14cb9bac8497..e529586af5a12 100644
> --- a/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
> +++ b/Documentation/devicetree/bindings/power/mediatek,power-controller.yaml
> @@ -82,6 +82,9 @@ patternProperties:
> be specified by order, adding first the BASIC clocks followed by the
> SUSBSYS clocks.
>
> + domain-supply:
> + description: domain regulator supply.
> +
> mediatek,infracfg:
> $ref: /schemas/types.yaml#/definitions/phandle
> description: phandle to the device containing the INFRACFG register range.
> @@ -130,6 +133,9 @@ patternProperties:
> be specified by order, adding first the BASIC clocks followed by the
> SUSBSYS clocks.
>
> + domain-supply:
> + description: domain regulator supply.
> +
> mediatek,infracfg:
> $ref: /schemas/types.yaml#/definitions/phandle
> description: phandle to the device containing the INFRACFG register range.
> @@ -178,6 +184,9 @@ patternProperties:
> be specified by order, adding first the BASIC clocks followed by the
> SUSBSYS clocks.
>
> + domain-supply:
> + description: domain regulator supply.
> +
> mediatek,infracfg:
> $ref: /schemas/types.yaml#/definitions/phandle
> description: phandle to the device containing the INFRACFG register range.
>
Powered by blists - more mailing lists