[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d4deb3ba-5c72-f61c-5040-0571822297c6@redhat.com>
Date: Mon, 18 Jan 2021 18:59:38 +0100
From: Paolo Bonzini <pbonzini@...hat.com>
To: Sean Christopherson <seanjc@...gle.com>,
Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
x86@...nel.org, Andy Lutomirski <luto@...nel.org>,
Dave Hansen <dave.hansen@...ux.intel.com>,
Peter Zijlstra <peterz@...radead.org>
Cc: "H. Peter Anvin" <hpa@...or.com>,
Vitaly Kuznetsov <vkuznets@...hat.com>,
Wanpeng Li <wanpengli@...cent.com>,
Jim Mattson <jmattson@...gle.com>,
Joerg Roedel <joro@...tes.org>, linux-kernel@...r.kernel.org,
kvm@...r.kernel.org, Tom Lendacky <thomas.lendacky@....com>,
Brijesh Singh <brijesh.singh@....com>
Subject: Re: [PATCH] x86/sev: Add AMD_SEV_ES_GUEST Kconfig for including
SEV-ES support
On 16/01/21 01:25, Sean Christopherson wrote:
>
> @@ -1527,12 +1527,14 @@ config AMD_MEM_ENCRYPT
> select DYNAMIC_PHYSICAL_MASK
> select ARCH_USE_MEMREMAP_PROT
> select ARCH_HAS_FORCE_DMA_UNENCRYPTED
> - select INSTRUCTION_DECODER
> help
> Say yes to enable support for the encryption of system memory.
> This requires an AMD processor that supports Secure Memory
> Encryption (SME).
>
> + This also enables support for running as a Secure Encrypted
> + Virtualization (SEV) guest.
> +
> config AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT
> bool "Activate AMD Secure Memory Encryption (SME) by default"
> default y
> @@ -1547,6 +1549,15 @@ config AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT
> If set to N, then the encryption of system memory can be
> activated with the mem_encrypt=on command line option.
>
> +config AMD_SEV_ES_GUEST
> + bool "AMD Secure Encrypted Virtualization - Encrypted State (SEV-ES) Guest support"
> + depends on AMD_MEM_ENCRYPT
> + select INSTRUCTION_DECODER
> + help
> + Enable support for running as a Secure Encrypted Virtualization -
> + Encrypted State (SEV-ES) Guest. This enables SEV-ES boot protocol
> + changes, #VC handling, SEV-ES specific hypercalls, etc...
> +
Queued, thanks.
Paolo
Powered by blists - more mailing lists