lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 19 Jan 2021 01:55:13 +0000 From: "Ayyathurai, Vijayakannan" <vijayakannan.ayyathurai@...el.com> To: Daniel Lezcano <daniel.lezcano@...aro.org>, "tglx@...utronix.de" <tglx@...utronix.de>, "robh+dt@...nel.org" <robh+dt@...nel.org>, "catalin.marinas@....com" <catalin.marinas@....com>, "will@...nel.org" <will@...nel.org> CC: "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "andriy.shevchenko@...ux.intel.com" <andriy.shevchenko@...ux.intel.com>, "mgross@...ux.intel.com" <mgross@...ux.intel.com>, "Wan Mohamad, Wan Ahmad Zainie" <wan.ahmad.zainie.wan.mohamad@...el.com>, "Raja Subramanian, Lakshmi Bai" <lakshmi.bai.raja.subramanian@...el.com>, "Seow, Chen Yong" <chen.yong.seow@...el.com> Subject: RE: [PATCH v2 0/2] Add drivers for Intel Keem Bay SoC timer block Hi Daniel, > From: Daniel Lezcano <daniel.lezcano@...aro.org> > >> From: Vijayakannan Ayyathurai <vijayakannan.ayyathurai@...el.com> > >> > >> Changes since v1: > >> - Add support for KEEMBAY_TIMER to get selected through > Kconfig.platforms. > >> - Add CLOCK_EVT_FEAT_DYNIRQ as part of clockevent feature. > >> - Avoid overlapping reg regions across 2 device nodes. > >> - Simplify 2 device nodes as 1 because both are from same IP block. > >> - Adapt the driver code according to the new simplified devicetree. > >> > >> Vijayakannan Ayyathurai (2): > >> dt-bindings: timer: Add bindings for Intel Keem Bay SoC timer > >> clocksource: Add Intel Keem Bay Timer Support > > > > Kindly help us to review this updated patch(v2) set. > > Review in progress ... :) > Thank you for the Review. Thanks, Vijay
Powered by blists - more mailing lists