[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <c05a7bca-df80-4c26-b6dd-802696c9ddab@www.fastmail.com>
Date: Wed, 20 Jan 2021 15:31:41 +1030
From: "Andrew Jeffery" <andrew@...id.au>
To: "Chia-Wei, Wang" <chiawei_wang@...eedtech.com>,
"Rob Herring" <robh+dt@...nel.org>,
"Lee Jones" <lee.jones@...aro.org>,
"Joel Stanley" <joel@....id.au>,
"Linus Walleij" <linus.walleij@...aro.org>,
"Corey Minyard" <minyard@....org>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-aspeed@...ts.ozlabs.org, linux-kernel@...r.kernel.org,
openbmc@...ts.ozlabs.org
Cc: BMC-SW@...eedtech.com, "Haiyue Wang" <haiyue.wang@...ux.intel.com>,
"Cyril Bur" <cyrilbur@...il.com>,
"Robert Lippert" <rlippert@...gle.com>
Subject: Re: [PATCH v5 2/5] ARM: dts: Remove LPC BMC and Host partitions
On Thu, 14 Jan 2021, at 23:46, Chia-Wei, Wang wrote:
> The LPC controller has no concept of the BMC and the Host partitions.
>
> A concrete instance is that the HICRB[5:4] are for the I/O port address
> configurtaion of KCS channel 1/2. However, the KCS driver cannot access
> HICRB for channel 1/2 initialization via syscon regmap interface due to
> the parition boundary. (i.e. offset 80h)
>
> In addition, for the HW design backward compatibility, a newly added HW
> control bit could be located at any reserved one over the LPC addressing
> space. Thereby, this patch removes the lpc-bmc and lpc-host child node
> and thus the LPC partitioning.
>
> Note that this change requires the synchronization between device tree
> change and the driver change. To prevent the misuse of old devicetrees
> with new drivers, or vice versa, the v2 compatible strings are adopted
> for the LPC device as listed:
>
> "aspeed,ast2400-lpc-v2"
> "aspeed,ast2500-lpc-v2"
> "aspeed,ast2600-lpc-v2"
>
> Signed-off-by: Chia-Wei, Wang <chiawei_wang@...eedtech.com>
Reviewed-by: Andrew Jeffery <andrew@...id.au>
Powered by blists - more mailing lists