linux-kernel - Re: [PATCH v2 00/14] PHY: Add support in Sierra to use external clock

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <ba7beace-e5b2-5020-2857-069de6aef6a6@ti.com>
Date:   Mon, 25 Jan 2021 17:01:17 +0530
From:   Kishon Vijay Abraham I <kishon@...com>
To:     Vinod Koul <vkoul@...nel.org>, Rob Herring <robh+dt@...nel.org>,
        Swapnil Jakhade <sjakhade@...ence.com>,
        <linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>
CC:     Nishanth Menon <nm@...com>, Philipp Zabel <p.zabel@...gutronix.de>
Subject: Re: [PATCH v2 00/14] PHY: Add support in Sierra to use external clock



On 22/12/20 12:35 pm, Kishon Vijay Abraham I wrote:
> The previous version of the patch series can be found @ [1]
> 
> Changes from v1:
> 1) Remove the part that prevents configuration if the SERDES is already
>    configured and focus only on using external clock and the associated
>    cleanups
> 2) Change patch ordering
> 3) Use exclusive reset control APIs
> 4) Fix error handling code
> 5) Include DT patches in this series (I can send this separately to DT
> MAINTAINER once the driver patches are merged)
> 
> [1] -> http://lore.kernel.org/r/20201103035556.21260-1-kishon@ti.com
> 
I have couple of reports from kernel test robot. If there are any other
comments on this series, I can fix them.

Thanks
Kishon

> Kishon Vijay Abraham I (14):
>   phy: cadence: Sierra: Fix PHY power_on sequence
>   phy: ti: j721e-wiz: Invoke wiz_init() before
>     of_platform_device_create()
>   dt-bindings: phy: cadence-sierra: Add bindings for the PLLs within
>     SERDES
>   phy: ti: j721e-wiz: Get PHY properties only for "phy" or "link"
>     subnode
>   phy: cadence: cadence-sierra: Create PHY only for "phy" or "link"
>     sub-nodes
>   phy: cadence: cadence-sierra: Move all clk_get_*() to a separate
>     function
>   phy: cadence: cadence-sierra: Move all reset_control_get*() to a
>     separate function
>   phy: cadence: cadence-sierra: Explicitly request exclusive reset
>     control
>   phy: cadence: sierra: Model reference receiver as clocks (gate clocks)
>   phy: cadence: sierra: Enable pll_cmnlc and pll_cmnlc1 clocks
>   arm64: dts: ti: k3-j721e-main: Add DT nodes for clocks within Sierra
>     SERDES
>   arm64: dts: ti: k3-j721e-main: Fix external refclk input to SERDES
>   arm64: dts: ti: k3-j721e-common-proc-board: Use external clock for
>     SERDES
>   arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as
>     "phy"
> 
>  .../bindings/phy/phy-cadence-sierra.yaml      |  89 ++-
>  .../dts/ti/k3-j721e-common-proc-board.dts     |  57 +-
>  arch/arm64/boot/dts/ti/k3-j721e-main.dtsi     | 186 ++++--
>  drivers/phy/cadence/phy-cadence-sierra.c      | 543 ++++++++++++++++--
>  drivers/phy/ti/phy-j721e-wiz.c                |  21 +-
>  5 files changed, 808 insertions(+), 88 deletions(-)
>