linux-kernel - Re: [PATCH] arm64: dts: mediatek: Add Mediatek mt8192 cpufreq device nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <c1235c38-55c7-6978-0c92-a94dbe523f5a@gmail.com>
Date:   Sun, 31 Jan 2021 14:21:17 +0100
From:   Matthias Brugger <matthias.bgg@...il.com>
To:     "Andrew-sh.Cheng" <andrew-sh.cheng@...iatek.com>,
        Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org
Cc:     srv_heupstream@...iatek.com
Subject: Re: [PATCH] arm64: dts: mediatek: Add Mediatek mt8192 cpufreq device
 nodes



On 21/12/2020 04:36, Andrew-sh.Cheng wrote:
> From: "Andrew-sh.Cheng" <andrew-sh.cheng@...iatek.com>
> 
> This patch depends on [1] and [2].
> 
> [1]http://lists.infradead.org/pipermail/linux-mediatek/2020-November/019378.html
> [2]https://patchwork.kernel.org/project/linux-mediatek/patch/1607586516-6547-3-git-send-email-hector.yuan@mediatek.com/

[1] is already upstream. Please resend after [2] is accepted.

Thanks,
Matthias

> 
> Signed-off-by: Andrew-sh.Cheng <andrew-sh.cheng@...iatek.com>
> ---
>  arch/arm64/boot/dts/mediatek/mt8192.dtsi | 14 ++++++++++++++
>  1 file changed, 14 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> index 69d45c7b31f1..770f7d8833db 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi
> @@ -39,6 +39,7 @@
>  			compatible = "arm,cortex-a55";
>  			reg = <0x000>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 0>;
>  			clock-frequency = <1701000000>;
>  			next-level-cache = <&l2_0>;
>  			capacity-dmips-mhz = <530>;
> @@ -49,6 +50,7 @@
>  			compatible = "arm,cortex-a55";
>  			reg = <0x100>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 0>;
>  			clock-frequency = <1701000000>;
>  			next-level-cache = <&l2_0>;
>  			capacity-dmips-mhz = <530>;
> @@ -59,6 +61,7 @@
>  			compatible = "arm,cortex-a55";
>  			reg = <0x200>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 0>;
>  			clock-frequency = <1701000000>;
>  			next-level-cache = <&l2_0>;
>  			capacity-dmips-mhz = <530>;
> @@ -69,6 +72,7 @@
>  			compatible = "arm,cortex-a55";
>  			reg = <0x300>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 0>;
>  			clock-frequency = <1701000000>;
>  			next-level-cache = <&l2_0>;
>  			capacity-dmips-mhz = <530>;
> @@ -79,6 +83,7 @@
>  			compatible = "arm,cortex-a76";
>  			reg = <0x400>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 1>;
>  			clock-frequency = <2171000000>;
>  			next-level-cache = <&l2_1>;
>  			capacity-dmips-mhz = <1024>;
> @@ -89,6 +94,7 @@
>  			compatible = "arm,cortex-a76";
>  			reg = <0x500>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 1>;
>  			clock-frequency = <2171000000>;
>  			next-level-cache = <&l2_1>;
>  			capacity-dmips-mhz = <1024>;
> @@ -99,6 +105,7 @@
>  			compatible = "arm,cortex-a76";
>  			reg = <0x600>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 1>;
>  			clock-frequency = <2171000000>;
>  			next-level-cache = <&l2_1>;
>  			capacity-dmips-mhz = <1024>;
> @@ -109,6 +116,7 @@
>  			compatible = "arm,cortex-a76";
>  			reg = <0x700>;
>  			enable-method = "psci";
> +			performance-domain = <&performance 1>;
>  			clock-frequency = <2171000000>;
>  			next-level-cache = <&l2_1>;
>  			capacity-dmips-mhz = <1024>;
> @@ -194,6 +202,12 @@
>  		compatible = "simple-bus";
>  		ranges;
>  
> +		performance: performance-controller@...1bc00 {
> +			compatible = "mediatek,cpufreq-hw";
> +			reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
> +			#performance-domain-cells = <1>;
> +		};
> +
>  		gic: interrupt-controller@...0000 {
>  			compatible = "arm,gic-v3";
>  			#interrupt-cells = <4>;
>