[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20210201095139.GO2771@vkoul-mobl>
Date: Mon, 1 Feb 2021 15:21:39 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Sia Jee Heng <jee.heng.sia@...el.com>
Cc: Eugeniy.Paltsev@...opsys.com, robh+dt@...nel.org,
andriy.shevchenko@...ux.intel.com, dmaengine@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH v12 00/17] dmaengine: dw-axi-dmac: support Intel KeemBay
AxiDMA
On 25-01-21, 09:32, Sia Jee Heng wrote:
> The below patch series are to support AxiDMA running on Intel KeemBay SoC.
> The base driver is dw-axi-dmac. This driver only support DMA memory copy transfers.
> Code refactoring is needed so that additional features can be supported.
> The features added in this patch series are:
> - Replacing Linked List with virtual descriptor management.
> - Remove unrelated hw desc stuff from dma memory pool.
> - Manage dma memory pool alloc/destroy based on channel activity.
> - Support dmaengine device_sync() callback.
> - Support dmaengine device_config().
> - Support dmaengine device_prep_slave_sg().
> - Support dmaengine device_prep_dma_cyclic().
> - Support of_dma_controller_register().
> - Support burst residue granularity.
> - Support Intel KeemBay AxiDMA registers.
> - Support Intel KeemBay AxiDMA device handshake.
> - Support Intel KeemBay AxiDMA BYTE and HALFWORD device operation.
> - Add constraint to Max segment size.
> - Virtually split the linked-list.
Applied, thanks
--
~Vinod
Powered by blists - more mailing lists