lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <638f6e0c-cf14-a113-b1cf-5d07299c7332@infradead.org>
Date:   Fri, 5 Feb 2021 09:43:46 -0800
From:   Randy Dunlap <rdunlap@...radead.org>
To:     Bhaskar Chowdhury <unixbhaskar@...il.com>, robdclark@...il.com,
        sean@...rly.run, airlied@...ux.ie, daniel@...ll.ch,
        jonathan@...ek.ca, linux-arm-msm@...r.kernel.org,
        dri-devel@...ts.freedesktop.org, freedreno@...ts.freedesktop.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH] drivers: gpu: drm: msn: disp: dpu1: Fixed couple of
 spellings in the file dpu_hw_top.h

On 2/5/21 12:47 AM, Bhaskar Chowdhury wrote:
> 
> 
> s/confguration/configuration/
> s/Regsiters/Registers/
> 
> Signed-off-by: Bhaskar Chowdhury <unixbhaskar@...il.com>
> ---
>  drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h
> index 8018fff5667a..3aa10c89ca1b 100644
> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h
> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h
> @@ -30,7 +30,7 @@ struct traffic_shaper_cfg {
> 
>  /**
>   * struct split_pipe_cfg - pipe configuration for dual display panels
> - * @en        : Enable/disable dual pipe confguration
> + * @en        : Enable/disable dual pipe configuration
>   * @mode      : Panel interface mode
>   * @intf      : Interface id for main control path
>   * @split_flush_en: Allows both the paths to be flushed when master path is
> @@ -76,7 +76,7 @@ struct dpu_vsync_source_cfg {
>   * @setup_traffic_shaper : programs traffic shaper control
>   */
>  struct dpu_hw_mdp_ops {
> -	/** setup_split_pipe() : Regsiters are not double buffered, thisk
> +	/** setup_split_pipe() : Registers are not double buffered, thisk

	                                                            this

>  	 * function should be called before timing control enable
>  	 * @mdp  : mdp top context driver
>  	 * @cfg  : upper and lower part of pipe configuration
> --
> 2.30.0
> 


-- 
~Randy

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ