lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210209210302.GA178138@robh.at.kernel.org>
Date:   Tue, 9 Feb 2021 15:03:02 -0600
From:   Rob Herring <robh@...nel.org>
To:     Heiko Stuebner <heiko@...ech.de>
Cc:     devicetree@...r.kernel.org, cmuellner@...ux.com,
        linux-rockchip@...ts.infradead.org, helen.koike@...labora.com,
        dri-devel@...ts.freedesktop.org, dafna.hirschfeld@...labora.com,
        hjc@...k-chips.com, linux-kernel@...r.kernel.org,
        ezequiel@...labora.com, linux-arm-kernel@...ts.infradead.org,
        robh+dt@...nel.org, sebastian.fricke@...teo.net,
        linux-media@...r.kernel.org,
        Heiko Stuebner <heiko.stuebner@...obroma-systems.com>
Subject: Re: [PATCH 2/6] dt-bindings: display: rockchip-dsi: add optional
 #phy-cells property

On Tue, 02 Feb 2021 15:56:28 +0100, Heiko Stuebner wrote:
> From: Heiko Stuebner <heiko.stuebner@...obroma-systems.com>
> 
> The Rockchip DSI controller on some SoCs also controls a bidrectional
> dphy, which would be connected to an Image Signal Processor as a phy
> in the rx configuration.
> 
> So allow a #phy-cells property for the dsi controller.
> 
> Signed-off-by: Heiko Stuebner <heiko.stuebner@...obroma-systems.com>
> ---
>  .../bindings/display/rockchip/dw_mipi_dsi_rockchip.txt           | 1 +
>  1 file changed, 1 insertion(+)
> 

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ