[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20210218134347.GB14087@duo.ucw.cz>
Date: Thu, 18 Feb 2021 14:43:47 +0100
From: Pavel Machek <pavel@....cz>
To: Konrad Dybcio <konrad.dybcio@...ainline.org>
Cc: phone-devel@...r.kernel.org, ~postmarketos/upstreaming@...ts.sr.ht,
Andy Gross <agross@...nel.org>,
Bjorn Andersson <bjorn.andersson@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Gustave Monce <gustave.monce@...look.com>
Subject: Re: [PATCH 12/18] arm64: dts: qcom: msm8994-octagon: Configure
Lattice iCE40 FPGA
On Sun 2021-01-31 02:38:43, Konrad Dybcio wrote:
> From: Gustave Monce <gustave.monce@...look.com>
>
> Octagon devices have a Lattice iCE40 FPGA connected over SPI.
> Configure it.
> + status = "okay";
> +
> + /*
> + * This device is a Lattice UC120 USB-C PD PHY.
> + * It is actually a Lattice iCE40 FPGA pre-programmed by
> + * the device firmware with a specific bitstream
> + * enabling USB Type C PHY functionality.
> + * Communication is done via a proprietary protocol over SPI.
> + *
Wow. That's interesting hardware design. Someone should put RISC-V CPU
in there!
Best regards,
Pavel
--
http://www.livejournal.com/~pavelmachek
Download attachment "signature.asc" of type "application/pgp-signature" (196 bytes)
Powered by blists - more mailing lists