| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Sat, 20 Feb 2021 05:22:55 +0800
From: kernel test robot <lkp@...el.com>
To: Alex Deucher <alexander.deucher@....com>
Cc: kbuild-all@...ts.01.org, clang-built-linux@...glegroups.com,
linux-kernel@...r.kernel.org, Luben Tuikov <luben.tuikov@....com>
Subject: drivers/gpu/drm/amd/amdgpu/../display/dc/dml/display_mode_lib.c:122:6:
warning: stack frame size of 2672 bytes in function 'dml_log_pipe_params'
tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master
head: f40ddce88593482919761f74910f42f4b84c004b
commit: 20f2ffe504728612d7b0c34e4f8280e34251e704 drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)
date: 4 months ago
config: powerpc64-randconfig-r035-20210219 (attached as .config)
compiler: clang version 12.0.0 (https://github.com/llvm/llvm-project c9439ca36342fb6013187d0a69aef92736951476)
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# install powerpc64 cross compiling tool for clang build
# apt-get install binutils-powerpc64-linux-gnu
# https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=20f2ffe504728612d7b0c34e4f8280e34251e704
git remote add linus https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
git fetch --no-tags linus master
git checkout 20f2ffe504728612d7b0c34e4f8280e34251e704
# save the attached .config to linux build tree
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=clang make.cross ARCH=powerpc64
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@...el.com>
All warnings (new ones prefixed by >>):
>> drivers/gpu/drm/amd/amdgpu/../display/dc/dml/display_mode_lib.c:122:6: warning: stack frame size of 2672 bytes in function 'dml_log_pipe_params' [-Wframe-larger-than=]
void dml_log_pipe_params(
^
1 warning generated.
--
>> drivers/gpu/drm/amd/amdgpu/../display/dc/dml/dcn30/display_rq_dlg_calc_30.c:963:13: warning: stack frame size of 2144 bytes in function 'dml_rq_dlg_get_dlg_params' [-Wframe-larger-than=]
static void dml_rq_dlg_get_dlg_params(struct display_mode_lib *mode_lib,
^
1 warning generated.
vim +/dml_log_pipe_params +122 drivers/gpu/drm/amd/amdgpu/../display/dc/dml/display_mode_lib.c
20f2ffe5047286 Alex Deucher 2020-11-02 121
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 @122 void dml_log_pipe_params(
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 123 struct display_mode_lib *mode_lib,
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 124 display_e2e_pipe_params_st *pipes,
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 125 int pipe_cnt)
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 126 {
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 127 display_pipe_source_params_st *pipe_src;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 128 display_pipe_dest_params_st *pipe_dest;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 129 scaler_ratio_depth_st *scale_ratio_depth;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 130 scaler_taps_st *scale_taps;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 131 display_output_params_st *dout;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 132 display_clocks_and_cfg_st *clks_cfg;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 133 int i;
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 134
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 135 for (i = 0; i < pipe_cnt; i++) {
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 136 pipe_src = &(pipes[i].pipe.src);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 137 pipe_dest = &(pipes[i].pipe.dest);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 138 scale_ratio_depth = &(pipes[i].pipe.scale_ratio_depth);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 139 scale_taps = &(pipes[i].pipe.scale_taps);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 140 dout = &(pipes[i].dout);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 141 clks_cfg = &(pipes[i].clks_cfg);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 142
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 143 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 144 dml_print("DML PARAMS: PIPE [%d] SOURCE PARAMS:\n", i);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 145 dml_print("DML PARAMS: source_format = %d\n", pipe_src->source_format);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 146 dml_print("DML PARAMS: dcc = %d\n", pipe_src->dcc);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 147 dml_print("DML PARAMS: dcc_rate = %d\n", pipe_src->dcc_rate);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 148 dml_print("DML PARAMS: dcc_use_global = %d\n", pipe_src->dcc_use_global);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 149 dml_print("DML PARAMS: vm = %d\n", pipe_src->vm);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 150 dml_print("DML PARAMS: gpuvm = %d\n", pipe_src->gpuvm);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 151 dml_print("DML PARAMS: hostvm = %d\n", pipe_src->hostvm);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 152 dml_print("DML PARAMS: gpuvm_levels_force_en = %d\n", pipe_src->gpuvm_levels_force_en);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 153 dml_print("DML PARAMS: gpuvm_levels_force = %d\n", pipe_src->gpuvm_levels_force);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 154 dml_print("DML PARAMS: source_scan = %d\n", pipe_src->source_scan);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 155 dml_print("DML PARAMS: sw_mode = %d\n", pipe_src->sw_mode);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 156 dml_print("DML PARAMS: macro_tile_size = %d\n", pipe_src->macro_tile_size);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 157 dml_print("DML PARAMS: viewport_width = %d\n", pipe_src->viewport_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 158 dml_print("DML PARAMS: viewport_height = %d\n", pipe_src->viewport_height);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 159 dml_print("DML PARAMS: viewport_y_y = %d\n", pipe_src->viewport_y_y);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 160 dml_print("DML PARAMS: viewport_y_c = %d\n", pipe_src->viewport_y_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 161 dml_print("DML PARAMS: viewport_width_c = %d\n", pipe_src->viewport_width_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 162 dml_print("DML PARAMS: viewport_height_c = %d\n", pipe_src->viewport_height_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 163 dml_print("DML PARAMS: data_pitch = %d\n", pipe_src->data_pitch);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 164 dml_print("DML PARAMS: data_pitch_c = %d\n", pipe_src->data_pitch_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 165 dml_print("DML PARAMS: meta_pitch = %d\n", pipe_src->meta_pitch);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 166 dml_print("DML PARAMS: meta_pitch_c = %d\n", pipe_src->meta_pitch_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 167 dml_print("DML PARAMS: cur0_src_width = %d\n", pipe_src->cur0_src_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 168 dml_print("DML PARAMS: cur0_bpp = %d\n", pipe_src->cur0_bpp);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 169 dml_print("DML PARAMS: cur1_src_width = %d\n", pipe_src->cur1_src_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 170 dml_print("DML PARAMS: cur1_bpp = %d\n", pipe_src->cur1_bpp);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 171 dml_print("DML PARAMS: num_cursors = %d\n", pipe_src->num_cursors);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 172 dml_print("DML PARAMS: is_hsplit = %d\n", pipe_src->is_hsplit);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 173 dml_print("DML PARAMS: hsplit_grp = %d\n", pipe_src->hsplit_grp);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 174 dml_print("DML PARAMS: dynamic_metadata_enable = %d\n", pipe_src->dynamic_metadata_enable);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 175 dml_print("DML PARAMS: dmdata_lines_before_active = %d\n", pipe_src->dynamic_metadata_lines_before_active);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 176 dml_print("DML PARAMS: dmdata_xmit_bytes = %d\n", pipe_src->dynamic_metadata_xmit_bytes);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 177 dml_print("DML PARAMS: immediate_flip = %d\n", pipe_src->immediate_flip);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 178 dml_print("DML PARAMS: v_total_min = %d\n", pipe_src->v_total_min);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 179 dml_print("DML PARAMS: v_total_max = %d\n", pipe_src->v_total_max);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 180 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 181
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 182 dml_print("DML PARAMS: PIPE [%d] DESTINATION PARAMS:\n", i);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 183 dml_print("DML PARAMS: recout_width = %d\n", pipe_dest->recout_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 184 dml_print("DML PARAMS: recout_height = %d\n", pipe_dest->recout_height);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 185 dml_print("DML PARAMS: full_recout_width = %d\n", pipe_dest->full_recout_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 186 dml_print("DML PARAMS: full_recout_height = %d\n", pipe_dest->full_recout_height);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 187 dml_print("DML PARAMS: hblank_start = %d\n", pipe_dest->hblank_start);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 188 dml_print("DML PARAMS: hblank_end = %d\n", pipe_dest->hblank_end);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 189 dml_print("DML PARAMS: vblank_start = %d\n", pipe_dest->vblank_start);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 190 dml_print("DML PARAMS: vblank_end = %d\n", pipe_dest->vblank_end);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 191 dml_print("DML PARAMS: htotal = %d\n", pipe_dest->htotal);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 192 dml_print("DML PARAMS: vtotal = %d\n", pipe_dest->vtotal);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 193 dml_print("DML PARAMS: vactive = %d\n", pipe_dest->vactive);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 194 dml_print("DML PARAMS: hactive = %d\n", pipe_dest->hactive);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 195 dml_print("DML PARAMS: vstartup_start = %d\n", pipe_dest->vstartup_start);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 196 dml_print("DML PARAMS: vupdate_offset = %d\n", pipe_dest->vupdate_offset);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 197 dml_print("DML PARAMS: vupdate_width = %d\n", pipe_dest->vupdate_width);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 198 dml_print("DML PARAMS: vready_offset = %d\n", pipe_dest->vready_offset);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 199 dml_print("DML PARAMS: interlaced = %d\n", pipe_dest->interlaced);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 200 dml_print("DML PARAMS: pixel_rate_mhz = %3.2f\n", pipe_dest->pixel_rate_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 201 dml_print("DML PARAMS: sync_vblank_all_planes = %d\n", pipe_dest->synchronized_vblank_all_planes);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 202 dml_print("DML PARAMS: otg_inst = %d\n", pipe_dest->otg_inst);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 203 dml_print("DML PARAMS: odm_combine = %d\n", pipe_dest->odm_combine);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 204 dml_print("DML PARAMS: use_maximum_vstartup = %d\n", pipe_dest->use_maximum_vstartup);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 205 dml_print("DML PARAMS: vtotal_max = %d\n", pipe_dest->vtotal_max);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 206 dml_print("DML PARAMS: vtotal_min = %d\n", pipe_dest->vtotal_min);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 207 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 208
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 209 dml_print("DML PARAMS: PIPE [%d] SCALER PARAMS:\n", i);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 210 dml_print("DML PARAMS: hscl_ratio = %3.4f\n", scale_ratio_depth->hscl_ratio);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 211 dml_print("DML PARAMS: vscl_ratio = %3.4f\n", scale_ratio_depth->vscl_ratio);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 212 dml_print("DML PARAMS: hscl_ratio_c = %3.4f\n", scale_ratio_depth->hscl_ratio_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 213 dml_print("DML PARAMS: vscl_ratio_c = %3.4f\n", scale_ratio_depth->vscl_ratio_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 214 dml_print("DML PARAMS: vinit = %3.4f\n", scale_ratio_depth->vinit);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 215 dml_print("DML PARAMS: vinit_c = %3.4f\n", scale_ratio_depth->vinit_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 216 dml_print("DML PARAMS: vinit_bot = %3.4f\n", scale_ratio_depth->vinit_bot);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 217 dml_print("DML PARAMS: vinit_bot_c = %3.4f\n", scale_ratio_depth->vinit_bot_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 218 dml_print("DML PARAMS: lb_depth = %d\n", scale_ratio_depth->lb_depth);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 219 dml_print("DML PARAMS: scl_enable = %d\n", scale_ratio_depth->scl_enable);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 220 dml_print("DML PARAMS: htaps = %d\n", scale_taps->htaps);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 221 dml_print("DML PARAMS: vtaps = %d\n", scale_taps->vtaps);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 222 dml_print("DML PARAMS: htaps_c = %d\n", scale_taps->htaps_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 223 dml_print("DML PARAMS: vtaps_c = %d\n", scale_taps->vtaps_c);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 224 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 225
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 226 dml_print("DML PARAMS: PIPE [%d] DISPLAY OUTPUT PARAMS:\n", i);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 227 dml_print("DML PARAMS: output_type = %d\n", dout->output_type);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 228 dml_print("DML PARAMS: output_format = %d\n", dout->output_format);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 229 dml_print("DML PARAMS: output_bpc = %d\n", dout->output_bpc);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 230 dml_print("DML PARAMS: output_bpp = %3.4f\n", dout->output_bpp);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 231 dml_print("DML PARAMS: dp_lanes = %d\n", dout->dp_lanes);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 232 dml_print("DML PARAMS: dsc_enable = %d\n", dout->dsc_enable);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 233 dml_print("DML PARAMS: dsc_slices = %d\n", dout->dsc_slices);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 234 dml_print("DML PARAMS: wb_enable = %d\n", dout->wb_enable);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 235 dml_print("DML PARAMS: num_active_wb = %d\n", dout->num_active_wb);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 236 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 237
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 238 dml_print("DML PARAMS: PIPE [%d] CLOCK CONFIG PARAMS:\n", i);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 239 dml_print("DML PARAMS: voltage = %d\n", clks_cfg->voltage);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 240 dml_print("DML PARAMS: dppclk_mhz = %3.2f\n", clks_cfg->dppclk_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 241 dml_print("DML PARAMS: refclk_mhz = %3.2f\n", clks_cfg->refclk_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 242 dml_print("DML PARAMS: dispclk_mhz = %3.2f\n", clks_cfg->dispclk_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 243 dml_print("DML PARAMS: dcfclk_mhz = %3.2f\n", clks_cfg->dcfclk_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 244 dml_print("DML PARAMS: socclk_mhz = %3.2f\n", clks_cfg->socclk_mhz);
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 245 dml_print("DML PARAMS: =====================================\n");
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 246 }
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 247 }
6725a88f88a7e9 Bhawanpreet Lakha 2020-05-21 248
:::::: The code at line 122 was first introduced by commit
:::::: 6725a88f88a7e922e91c45bf83d320487810c192 drm/amd/display: Add DCN3 DML
:::::: TO: Bhawanpreet Lakha <Bhawanpreet.Lakha@....com>
:::::: CC: Alex Deucher <alexander.deucher@....com>
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
Download attachment ".config.gz" of type "application/gzip" (37842 bytes)
Powered by blists - more mailing lists