lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20210223061830.1913700-4-daniel@0x0f.com> Date: Tue, 23 Feb 2021 15:18:25 +0900 From: Daniel Palmer <daniel@...f.com> To: devicetree@...r.kernel.org, linux-clk@...r.kernel.org, soc@...nel.org, sboyd@...nel.org Cc: linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, w@....eu, Daniel Palmer <daniel@...f.com> Subject: [PATCH 3/8] ARM: mstar: Add cpupll to base dtsi All MStar/SigmaStar ARMv7 SoCs have the CPU PLL at the same place so add it to the base dtsi. Signed-off-by: Daniel Palmer <daniel@...f.com> --- arch/arm/boot/dts/mstar-v7.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi index 075d583d6f40..d323c1a3f3c2 100644 --- a/arch/arm/boot/dts/mstar-v7.dtsi +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -132,6 +132,13 @@ mpll: mpll@...000 { clocks = <&xtal>; }; + cpupll: cpupll@...400 { + compatible = "mstar,msc313-cpupll"; + reg = <0x206400 0x200>; + #clock-cells = <0>; + clocks = <&mpll MSTAR_MSC313_MPLL_DIV2>; + }; + gpio: gpio@...800 { #gpio-cells = <2>; reg = <0x207800 0x200>; -- 2.30.0.rc2
Powered by blists - more mailing lists