[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210226103028.729172-4-t.schramm@manjaro.org>
Date: Fri, 26 Feb 2021 11:30:28 +0100
From: Tobias Schramm <t.schramm@...jaro.org>
To: Maxime Ripard <mripard@...nel.org>, Chen-Yu Tsai <wens@...e.org>
Cc: Rob Herring <robh+dt@...nel.org>,
Jernej Skrabec <jernej.skrabec@...l.net>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Tobias Schramm <t.schramm@...jaro.org>
Subject: [PATCH 3/3] ARM: dts: sun8i: V3/S3: add i2s peripheral
The V3 and S3 SoCs feature an i2s peripheral identical to that of the H3.
Add it to the dts.
Signed-off-by: Tobias Schramm <t.schramm@...jaro.org>
---
arch/arm/boot/dts/sun8i-v3.dtsi | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-v3.dtsi b/arch/arm/boot/dts/sun8i-v3.dtsi
index c279e13583ba..17ea6b8f091f 100644
--- a/arch/arm/boot/dts/sun8i-v3.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3.dtsi
@@ -30,3 +30,18 @@ uart1_pg_pins: uart1-pg-pins {
function = "uart1";
};
};
+
+&soc {
+ i2s0: i2s@...2000 {
+ #sound-dai-cells = <0>;
+ compatible = "allwinner,sun8i-h3-i2s";
+ reg = <0x01c22000 0x400>;
+ interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&ccu CLK_BUS_I2S0>, <&ccu CLK_I2S0>;
+ clock-names = "apb", "mod";
+ dmas = <&dma 3>, <&dma 3>;
+ dma-names = "rx", "tx";
+ resets = <&ccu RST_BUS_I2S0>;
+ status = "disabled";
+ };
+};
--
2.30.1
Powered by blists - more mailing lists