[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <cbaf67d2-d5b8-9684-061b-8de9382a438b@marek.ca>
Date: Fri, 5 Mar 2021 17:17:10 -0500
From: Jonathan Marek <jonathan@...ek.ca>
To: Rob Herring <robh@...nel.org>
Cc: freedreno@...ts.freedesktop.org, Rob Clark <robdclark@...il.com>,
Sean Paul <sean@...rly.run>, David Airlie <airlied@...ux.ie>,
Daniel Vetter <daniel@...ll.ch>,
Douglas Anderson <dianders@...omium.org>,
Kalyan Thota <kalyan_t@...eaurora.org>,
Jordan Crouse <jcrouse@...eaurora.org>,
"Kristian H. Kristensen" <hoegsberg@...gle.com>,
Sam Ravnborg <sam@...nborg.org>,
Rikard Falkeborn <rikard.falkeborn@...il.com>,
Emil Velikov <emil.velikov@...labora.com>,
Viresh Kumar <viresh.kumar@...aro.org>,
Rajendra Nayak <rnayak@...eaurora.org>,
Konrad Dybcio <konradybcio@...il.com>,
Dmitry Baryshkov <dmitry.baryshkov@...aro.org>,
Dave Airlie <airlied@...hat.com>,
"open list:DRM DRIVER FOR MSM ADRENO GPU"
<linux-arm-msm@...r.kernel.org>,
"open list:DRM DRIVER FOR MSM ADRENO GPU"
<dri-devel@...ts.freedesktop.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
open list <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] drm/msm/dsi: support CPHY mode for 7nm pll/phy
On 3/5/21 4:48 PM, Rob Herring wrote:
> On Mon, Feb 15, 2021 at 11:27:44AM -0500, Jonathan Marek wrote:
>> Add the required changes to support 7nm pll/phy in CPHY mode.
>>
>> This adds a "qcom,dsi-phy-cphy-mode" property for the PHY node to enable
>> the CPHY mode.
>>
>> Signed-off-by: Jonathan Marek <jonathan@...ek.ca>
>> ---
>> .../devicetree/bindings/display/msm/dsi.txt | 1 +
>> drivers/gpu/drm/msm/dsi/dsi.c | 12 +--
>> drivers/gpu/drm/msm/dsi/dsi.h | 6 +-
>> drivers/gpu/drm/msm/dsi/dsi.xml.h | 2 +
>> drivers/gpu/drm/msm/dsi/dsi_host.c | 34 +++++--
>> drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 49 +++++++++-
>> drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 3 +
>> drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 89 ++++++++++++++-----
>> drivers/gpu/drm/msm/dsi/pll/dsi_pll.c | 4 +-
>> drivers/gpu/drm/msm/dsi/pll/dsi_pll.h | 5 +-
>> drivers/gpu/drm/msm/dsi/pll/dsi_pll_7nm.c | 71 +++++++++------
>> 11 files changed, 210 insertions(+), 66 deletions(-)
>>
>> diff --git a/Documentation/devicetree/bindings/display/msm/dsi.txt b/Documentation/devicetree/bindings/display/msm/dsi.txt
>> index b9a64d3ff184..7ffc86a9816b 100644
>> --- a/Documentation/devicetree/bindings/display/msm/dsi.txt
>> +++ b/Documentation/devicetree/bindings/display/msm/dsi.txt
>> @@ -124,6 +124,7 @@ Required properties:
>> Optional properties:
>> - qcom,dsi-phy-regulator-ldo-mode: Boolean value indicating if the LDO mode PHY
>> regulator is wanted.
>> +- qcom,dsi-phy-cphy-mode: Boolean value indicating if CPHY mode is wanted.
>
> This is board or SoC dependent? The latter should be implied by an SoC
> specific compatible.
>
It is board specific, 7nm dsi phy can operate in either D-PHY or C-PHY mode.
Powered by blists - more mailing lists