linux-kernel - Re: [PATCH 1/2] dt-bindings: mchp-eic: add bindings

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <063169cc-30a4-a122-c53d-47ffe9a056e7@microchip.com>
Date:   Mon, 8 Mar 2021 13:44:08 +0000
From:   <Claudiu.Beznea@...rochip.com>
To:     <maz@...nel.org>
CC:     <tglx@...utronix.de>, <robh+dt@...nel.org>,
        <linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <Nicolas.Ferre@...rochip.com>
Subject: Re: [PATCH 1/2] dt-bindings: mchp-eic: add bindings

On 02.03.2021 13:32, Marc Zyngier wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> On Tue, 02 Mar 2021 10:28:45 +0000,
> Claudiu Beznea <claudiu.beznea@...rochip.com> wrote:
>>
>> Add DT bindings for Microchip External Interrupt Controller.
>>
>> Signed-off-by: Claudiu Beznea <claudiu.beznea@...rochip.com>
>> ---
>>  .../interrupt-controller/mchp,eic.yaml        | 74 +++++++++++++++++++
>>  1 file changed, 74 insertions(+)
>>  create mode 100644 Documentation/devicetree/bindings/interrupt-controller/mchp,eic.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/mchp,eic.yaml b/Documentation/devicetree/bindings/interrupt-controller/mchp,eic.yaml
>> new file mode 100644
>> index 000000000000..5a927817aa7d
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/mchp,eic.yaml
>> @@ -0,0 +1,74 @@
>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/interrupt-controller/mchp,eic.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Microchip External Interrupt Controller
>> +
>> +maintainers:
>> +  - Claudiu Beznea <claudiu.beznea@...rochip.com>
>> +
>> +description:
>> +  This interrupt controller is found in Microchip SoCs (SAMA7G5) and provides
>> +  support for handling up to 2 external interrupt lines.
>> +
>> +properties:
>> +  compatible:
>> +    enum:
>> +      - microchip,sama7g5-eic
>> +
>> +  reg:
>> +    maxItems: 1
>> +
>> +  interrupt-controller: true
>> +
>> +  '#interrupt-cells':
>> +    const: 3
>> +    description:
>> +      The first cell is the input IRQ number (between 0 and 1), the second cell
>> +      is the trigger type as defined in interrupt.txt present in this directory
>> +      and the third cell is the glitch filter (1, 2, 4, 8) in clock cycles
> 
> This last parameter looks like a very bad idea. How do you plan for
> that to be used? Which clock cycles?

I was in balance weter I should add this parameter here or not. I will
remove it.

> 
> In any case, I don't think it should be part of the interrupt
> descriptor, but provided as a static configuration at the interrupt
> controller level itself.

OK.

> 
> Thanks,
> 
>         M.
> 
> --
> Without deviation from the norm, progress is not possible.
>