[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YEqkOOuYztTUg1u3@builder.lan>
Date: Thu, 11 Mar 2021 17:14:00 -0600
From: Bjorn Andersson <bjorn.andersson@...aro.org>
To: Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>
Cc: Andy Gross <agross@...nel.org>, devicetree@...r.kernel.org,
Stephen Boyd <swboyd@...omium.org>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-arm-msm@...r.kernel.org,
Rajendra Nayak <rnayak@...eaurora.org>,
Sibi Sankar <sibis@...eaurora.org>
Subject: Re: [PATCH 0/9] qcom/sc7280: Enable various hardware blocks on
SC7280 SoC
On Thu 25 Feb 03:30 CST 2021, Sai Prakash Ranjan wrote:
> This series enables various hardware blocks such as LLCC, IPCC, AOSS QMP
> and Coresight on SC7280 SoC.
>
> This series is dependent on the base support added for SC7280 in [1].
>
I've picked some of these patches...
It would be helpful if you split series like this based on how they will
be picked up my various maintainers. E.g. I think it's quite likely
Jassi won't find and pick up the mailbox binding patch.
PS. I sent a patch to Jassi adding the mailbox binding directory to
MAINTAINERS.
Regards,
Bjorn
> [1] https://lore.kernel.org/patchwork/cover/1379842/
>
> Sai Prakash Ranjan (9):
> dt-bindings: arm: msm: Add LLCC for SC7280
> soc: qcom: llcc: Add configuration data for SC7280
> arm64: dts: qcom: sc7280: Add device tree node for LLCC
> dt-bindings: mailbox: qcom-ipcc: Add compatible for SC7280
> arm64: dts: qcom: sc7280: Add IPCC for SC7280 SoC
> dt-bindings: soc: qcom: aoss: Add SC7280 compatible
> soc: qcom: aoss: Add AOSS QMP support for SC7280
> arm64: dts: qcom: sc7280: Add AOSS QMP node
> arm64: dts: qcom: sc7280: Add Coresight support
>
> .../bindings/arm/msm/qcom,llcc.yaml | 1 +
> .../bindings/mailbox/qcom-ipcc.yaml | 1 +
> .../bindings/soc/qcom/qcom,aoss-qmp.txt | 1 +
> arch/arm64/boot/dts/qcom/sc7280.dtsi | 520 ++++++++++++++++++
> drivers/soc/qcom/llcc-qcom.c | 19 +
> drivers/soc/qcom/qcom_aoss.c | 1 +
> 6 files changed, 543 insertions(+)
>
>
> base-commit: d79b47c59576a51d8e288a6b98b75ccf4afb8acd
> prerequisite-patch-id: d8babdd3c8a9923360af342f3d8d9876820272e5
> prerequisite-patch-id: 5757e07e4336d773d402769d09106924962ce31b
> prerequisite-patch-id: 9b21eb51aa86619f5695a511c65c9236e3bc0f2b
> prerequisite-patch-id: 2f834cc892f7f9109cbf32a87d504ba27b64a5df
> prerequisite-patch-id: 14b1185357703d750c3411a16e97675489ca7dde
> prerequisite-patch-id: 55c143f21b646c18da921a62bbd2801a5df38c8f
> prerequisite-patch-id: 66f4c58aff2f1a7283b0103590ff82384907bae3
> prerequisite-patch-id: 75e73e6b13ab91ed5e3a96b59957aa5e867d65ea
> prerequisite-patch-id: eb46845b4f9eb3706a26911042c2865a58577198
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
> of Code Aurora Forum, hosted by The Linux Foundation
>
Powered by blists - more mailing lists