[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHp75VfMS-sfuLEyGEkc_VLKDaOc8gD+eOSxACEpDxXdvdEH5g@mail.gmail.com>
Date: Fri, 12 Mar 2021 14:50:34 +0200
From: Andy Shevchenko <andy.shevchenko@...il.com>
To: 周琰杰 (Zhou Yanjie)
<zhouyanjie@...yeetech.com>
Cc: Linus Walleij <linus.walleij@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Paul Cercueil <paul@...pouillou.net>,
linux-mips@...r.kernel.org,
"open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
devicetree <devicetree@...r.kernel.org>,
"H. Nikolaus Schaller" <hns@...delico.com>, paul@...die.org.uk,
dongsheng.qiu@...enic.com, aric.pzqi@...enic.com,
sernia.zhou@...mail.com
Subject: Re: [PATCH v2 6/6] pinctrl: Ingenic: Add support for new Ingenic SoCs.
On Thu, Mar 11, 2021 at 5:23 PM 周琰杰 (Zhou Yanjie)
<zhouyanjie@...yeetech.com> wrote:
>
> Add support for probing the pinctrl-ingenic driver on the JZ4730 SoC,
> the JZ4750 SoC, the JZ4755 SoC, the JZ4775 SoC and the X2000 SoC from
> Ingenic.
>
> The driver of JZ4730 is derived from Paul Boddie. It is worth noting
> that the JZ4730 is special in having two control registers (upper/lower),
> so add code to handle the jz4730 specific register offsets and some
> register pairs have 2 bits for each GPIO pin.
> Tested-by: H. Nikolaus Schaller <hns@...delico.com> # on Letux400/JZ4730
> Signed-off-by: Paul Boddie <paul@...die.org.uk> # for JZ4730
> Signed-off-by: H. Nikolaus Schaller <hns@...delico.com> # for JZ4730
> Signed-off-by: 周琰杰 (Zhou Yanjie) <zhouyanjie@...yeetech.com>
Shouldn't it have the Co-developed-by tag(s)?
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists