[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210322060635.821531-1-like.xu@linux.intel.com>
Date: Mon, 22 Mar 2021 14:06:30 +0800
From: Like Xu <like.xu@...ux.intel.com>
To: Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>
Cc: Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...hat.com>,
Namhyung Kim <namhyung@...nel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Borislav Petkov <bp@...en8.de>,
Kan Liang <kan.liang@...ux.intel.com>, x86@...nel.org,
linux-kernel@...r.kernel.org, Like Xu <like.xu@...ux.intel.com>
Subject: [PATCH v4 RESEND 0/5] x86: The perf/x86 changes to support guest Arch LBR
Hi Peter,
Please help review these minor perf/x86 changes in this patch set,
and we need some of them to support Guest Architectural LBR in KVM.
If you are interested in the KVM emulation, please check
https://lore.kernel.org/kvm/20210314155225.206661-1-like.xu@linux.intel.com/
Please check more details in each commit and feel free to comment.
Like Xu (5):
perf/x86/intel: Fix the comment about guest LBR support on KVM
perf/x86/lbr: Simplify the exposure check for the LBR_INFO registers
perf/x86/lbr: Move cpuc->lbr_xsave allocation out of sleeping region
perf/x86/lbr: Skip checking for the existence of LBR_TOS for Arch LBR
perf/x86: Move ARCH_LBR_CTL_MASK definition to include/asm/msr-index.h
arch/x86/events/core.c | 8 +++++---
arch/x86/events/intel/bts.c | 2 +-
arch/x86/events/intel/core.c | 6 +++---
arch/x86/events/intel/lbr.c | 28 +++++++++++++++++-----------
arch/x86/events/perf_event.h | 8 +++++++-
arch/x86/include/asm/msr-index.h | 1 +
6 files changed, 34 insertions(+), 19 deletions(-)
--
2.29.2
Powered by blists - more mailing lists