| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1616498973-47067-1-git-send-email-gengdongjiu1@gmail.com>
Date: Tue, 23 Mar 2021 19:29:31 +0800
From: Dongjiu Geng <gengdongjiu1@...il.com>
To: mturquette@...libre.com, sboyd@...nel.org, robh+dt@...nel.org,
linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, gengdongjiu1@...il.com
Subject: [PATCH v8 0/2] Enable Hi3559A SOC clock
This patchset is separated from this series: https://lore.kernel.org/patchwork/cover/1353321/
v7->v8:
Mainly address Stephen's comments
1. Add const for some function and variables
2. Remove the useless function and variables
3. Add a define for a mask width
Dongjiu Geng (2):
dt-bindings: Document the hi3559a clock bindings
clk: hisilicon: Add clock driver for hi3559A SoC
.../clock/hisilicon,hi3559av100-clock.yaml | 59 ++
drivers/clk/hisilicon/Kconfig | 7 +
drivers/clk/hisilicon/Makefile | 1 +
drivers/clk/hisilicon/clk-hi3559a.c | 847 +++++++++++++++++++++
drivers/clk/hisilicon/clk.c | 2 +-
drivers/clk/hisilicon/clk.h | 2 +-
include/dt-bindings/clock/hi3559av100-clock.h | 165 ++++
7 files changed, 1081 insertions(+), 2 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/hisilicon,hi3559av100-clock.yaml
create mode 100644 drivers/clk/hisilicon/clk-hi3559a.c
create mode 100644 include/dt-bindings/clock/hi3559av100-clock.h
--
2.7.4
Powered by blists - more mailing lists