[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210326142244.17504-1-unixbhaskar@gmail.com>
Date: Fri, 26 Mar 2021 19:52:44 +0530
From: Bhaskar Chowdhury <unixbhaskar@...il.com>
To: suzuki.poulose@....com, leo.yan@...aro.org,
gregkh@...uxfoundation.org, mathieu.poirier@...aro.org,
unixbhaskar@...il.com, linux-kernel@...r.kernel.org
Cc: rdunlap@...radead.org
Subject: [PATCH] coresight-pmu.h: Fix a typo
s/orignally/originally/
Signed-off-by: Bhaskar Chowdhury <unixbhaskar@...il.com>
---
include/linux/coresight-pmu.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/include/linux/coresight-pmu.h b/include/linux/coresight-pmu.h
index 4ac5c081af93..2d5c29e3cb8a 100644
--- a/include/linux/coresight-pmu.h
+++ b/include/linux/coresight-pmu.h
@@ -14,7 +14,7 @@
* Below are the definition of bit offsets for perf option, and works as
* arbitrary values for all ETM versions.
*
- * Most of them are orignally from ETMv3.5/PTM's ETMCR config, therefore,
+ * Most of them are originally from ETMv3.5/PTM's ETMCR config, therefore,
* ETMv3.5/PTM doesn't define ETMCR config bits with prefix "ETM3_" and
* directly use below macros as config bits.
*/
--
2.26.2
Powered by blists - more mailing lists