[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <b103bd6a8bcdad7f90806dbe7680017235cf1d9c.1616992679.git.unixbhaskar@gmail.com>
Date: Mon, 29 Mar 2021 10:42:37 +0530
From: Bhaskar Chowdhury <unixbhaskar@...il.com>
To: corbet@....net, linux-doc@...r.kernel.org
Cc: Bhaskar Chowdhury <unixbhaskar@...il.com>, rdunlap@...radead.org,
linux-kernel@...r.kernel.org
Subject: [PATCH 01/23] atomctl.rst: A typo fix
s/controlers/controllers/
Signed-off-by: Bhaskar Chowdhury <unixbhaskar@...il.com>
---
Documentation/xtensa/atomctl.rst | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/xtensa/atomctl.rst b/Documentation/xtensa/atomctl.rst
index 1ecbd0ba9a2e..a0efab2abe8f 100644
--- a/Documentation/xtensa/atomctl.rst
+++ b/Documentation/xtensa/atomctl.rst
@@ -23,7 +23,7 @@ doing a Cached (WB) transaction and use the Memory RCW for un-cached
operations.
For systems without an coherent cache controller, non-MX, we always
-use the memory controllers RCW, thought non-MX controlers likely
+use the memory controllers RCW, thought non-MX controllers likely
support the Internal Operation.
CUSTOMER-WARNING:
--
2.26.3
Powered by blists - more mailing lists