lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 1 Apr 2021 17:10:50 -0700 From: kan.liang@...ux.intel.com To: peterz@...radead.org, mingo@...nel.org, linux-kernel@...r.kernel.org Cc: acme@...nel.org, tglx@...utronix.de, bp@...en8.de, namhyung@...nel.org, jolsa@...hat.com, ak@...ux.intel.com, yao.jin@...ux.intel.com, alexander.shishkin@...ux.intel.com, adrian.hunter@...el.com, Kan Liang <kan.liang@...ux.intel.com> Subject: [PATCH V4 23/25] perf/x86/msr: Add Alder Lake CPU support From: Kan Liang <kan.liang@...ux.intel.com> PPERF and SMI_COUNT MSRs are also supported on Alder Lake. The External Design Specification (EDS) is not published yet. It comes from an authoritative internal source. The patch has been tested on real hardware. Reviewed-by: Andi Kleen <ak@...ux.intel.com> Signed-off-by: Kan Liang <kan.liang@...ux.intel.com> --- arch/x86/events/msr.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/x86/events/msr.c b/arch/x86/events/msr.c index 680404c..c853b28 100644 --- a/arch/x86/events/msr.c +++ b/arch/x86/events/msr.c @@ -100,6 +100,8 @@ static bool test_intel(int idx, void *data) case INTEL_FAM6_TIGERLAKE_L: case INTEL_FAM6_TIGERLAKE: case INTEL_FAM6_ROCKETLAKE: + case INTEL_FAM6_ALDERLAKE: + case INTEL_FAM6_ALDERLAKE_L: if (idx == PERF_MSR_SMI || idx == PERF_MSR_PPERF) return true; break; -- 2.7.4
Powered by blists - more mailing lists