[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210406215944.113332-1-Smita.KoralahalliChannabasappa@amd.com>
Date: Tue, 6 Apr 2021 16:59:40 -0500
From: Smita Koralahalli <Smita.KoralahalliChannabasappa@....com>
To: linux-perf-users@...r.kernel.org, linux-kernel@...r.kernel.org,
Arnaldo Carvalho de Melo <acme@...hat.com>
Cc: Smita Koralahalli <Smita.KoralahalliChannabasappa@....com>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...hat.com>,
Namhyung Kim <namhyung@...nel.org>,
Ian Rogers <irogers@...gle.com>,
Vijay Thakkar <vijaythakkar@...com>,
Martin Liška <mliska@...e.cz>,
Michael Petlan <mpetlan@...hat.com>,
Kim Phillips <kim.phillips@....com>
Subject: [PATCH 0/4] perf events vendor amd: Fixes, cleanups and updates for AMD Zen cores
This series of patches provides a fix for the broken metric and does some
cleanup for AMD Zen1/Zen2 cores. Additionally, adds Zen3 events.
The first patch fixes broken L2 Cache Hits from L2 HWPF recommended event.
The second and third patches addresses the inconsistency by defaulting all
event codes and umask values to use lower cases and 0x%02x as their
format.
The final patch adds Zen3 events.
Cc: Peter Zijlstra <peterz@...radead.org>
Cc: Ingo Molnar <mingo@...hat.com>
Cc: Arnaldo Carvalho de Melo <acme@...nel.org>
Cc: Mark Rutland <mark.rutland@....com>
Cc: Alexander Shishkin <alexander.shishkin@...ux.intel.com>
Cc: Jiri Olsa <jolsa@...hat.com>
Cc: Namhyung Kim <namhyung@...nel.org>
Cc: Ian Rogers <irogers@...gle.com>
Cc: Vijay Thakkar <vijaythakkar@...com>
Cc: Martin Liška <mliska@...e.cz>
Cc: Michael Petlan <mpetlan@...hat.com>
Cc: Kim Phillips <kim.phillips@....com>
Cc: linux-perf-users@...r.kernel.org
Smita Koralahalli (4):
perf vendor events amd: Fix broken L2 Cache Hits from L2 HWPF metric
perf vendor events amd: Use lowercases for all the eventcodes and umasks
perf vendor events amd: Use 0x%02x format for event code and umask
perf vendor events amd: Add Zen3 events
.../pmu-events/arch/x86/amdzen1/cache.json | 48 +-
.../pmu-events/arch/x86/amdzen1/core.json | 12 +-
.../arch/x86/amdzen1/floating-point.json | 42 +-
.../pmu-events/arch/x86/amdzen1/memory.json | 42 +-
.../pmu-events/arch/x86/amdzen1/other.json | 12 +-
.../arch/x86/amdzen1/recommended.json | 8 +-
.../pmu-events/arch/x86/amdzen2/branch.json | 8 +-
.../pmu-events/arch/x86/amdzen2/cache.json | 60 +--
.../pmu-events/arch/x86/amdzen2/core.json | 12 +-
.../arch/x86/amdzen2/floating-point.json | 42 +-
.../pmu-events/arch/x86/amdzen2/memory.json | 86 ++--
.../pmu-events/arch/x86/amdzen2/other.json | 20 +-
.../arch/x86/amdzen2/recommended.json | 8 +-
.../pmu-events/arch/x86/amdzen3/branch.json | 53 +++
.../pmu-events/arch/x86/amdzen3/cache.json | 402 ++++++++++++++++
.../pmu-events/arch/x86/amdzen3/core.json | 137 ++++++
.../arch/x86/amdzen3/data-fabric.json | 98 ++++
.../arch/x86/amdzen3/floating-point.json | 139 ++++++
.../pmu-events/arch/x86/amdzen3/memory.json | 428 ++++++++++++++++++
.../pmu-events/arch/x86/amdzen3/other.json | 103 +++++
.../arch/x86/amdzen3/recommended.json | 214 +++++++++
tools/perf/pmu-events/arch/x86/mapfile.csv | 2 +-
22 files changed, 1775 insertions(+), 201 deletions(-)
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/branch.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/cache.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/core.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/data-fabric.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/floating-point.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/memory.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/other.json
create mode 100644 tools/perf/pmu-events/arch/x86/amdzen3/recommended.json
--
2.17.1
Powered by blists - more mailing lists