| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20210406072122.27384-1-erwan.leray@foss.st.com>
Date: Tue, 6 Apr 2021 09:21:20 +0200
From: Erwan Le Ray <erwan.leray@...s.st.com>
To: Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Jiri Slaby <jslaby@...e.com>, Rob Herring <robh+dt@...nel.org>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>
CC: <linux-serial@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-stm32@...md-mailman.stormreply.com>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
Erwan Le Ray <erwan.leray@...s.st.com>,
Fabrice Gasnier <fabrice.gasnier@...s.st.com>,
Valentin Caron <valentin.caron@...s.st.com>
Subject: [PATCH 0/2] stm32 usart add fifo threshold configuration
This series adds the support for two optional DT properties, to configure
RX and TX FIFO thresholds:
- st,rx-fifo-threshold-bytes
- st,tx-fifo-threshold-bytes
This replaces hard-coded 8 bytes threshold. No functional change expected
if unspecified (keep 8 as default).
Erwan Le Ray (1):
dt-bindings: serial: stm32: add fifo threshold configuration
Fabrice Gasnier (1):
serial: stm32: add fifo threshold configuration
.../bindings/serial/st,stm32-uart.yaml | 31 ++++++++++-
drivers/tty/serial/stm32-usart.c | 53 ++++++++++++++++---
drivers/tty/serial/stm32-usart.h | 8 +--
3 files changed, 79 insertions(+), 13 deletions(-)
--
2.17.1
Powered by blists - more mailing lists