lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <48e32c92-e3e8-3935-3b9a-84fbcf79a9e3@linux.intel.com>
Date:   Wed, 7 Apr 2021 13:54:32 +0300
From:   Mathias Nyman <mathias.nyman@...ux.intel.com>
To:     Azhar Shaikh <azhar.shaikh@...el.com>, gregkh@...uxfoundation.org,
        p.zabel@...gutronix.de, linux-usb@...r.kernel.org
Cc:     mika.westerberg@...ux.intel.com, abhijeet.rao@...el.com,
        nikunj.dadhania@...el.com, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] xhci-pci: Allow host runtime PM as default for Intel
 Alder Lake xHCI

On 7.4.2021 2.35, Azhar Shaikh wrote:
> From: Abhijeet Rao <abhijeet.rao@...el.com>
> 
> In the same way as Intel Tiger Lake TCSS (Type-C Subsystem) the Alder Lake
> TCSS xHCI needs to be runtime suspended whenever possible to allow the
> TCSS hardware block to enter D3cold and thus save energy.
> 
> Signed-off-by: Abhijeet Rao <abhijeet.rao@...el.com>
> Signed-off-by: Nikunj A. Dadhania <nikunj.dadhania@...el.com>
> Signed-off-by: Azhar Shaikh <azhar.shaikh@...el.com>
> ---
>  drivers/usb/host/xhci-pci.c | 4 +++-
>  1 file changed, 3 insertions(+), 1 deletion(-)

Thanks, Added to queue

-Mathias

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ