[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1617889760-17733-2-git-send-email-liulongfang@huawei.com>
Date: Thu, 8 Apr 2021 21:49:19 +0800
From: Longfang Liu <liulongfang@...wei.com>
To: <gregkh@...uxfoundation.org>, <mathias.nyman@...el.com>,
<stern@...land.harvard.edu>, <liudongdong3@...wei.com>
CC: <linux-usb@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<liulongfang@...wei.com>, <kong.kongxinwei@...ilicon.com>,
<yisen.zhuang@...wei.com>
Subject: [PATCH v2 1/2] USB:ehci:Add a whitelist for EHCI controllers
Some types of EHCI controllers do not have SBRN registers.
By comparing the white list, the operation of reading the SBRN
registers is skipped.
Subsequent EHCI controller types without SBRN registers can be
directly added to the white list.
The current patch does not affect the drive function.
Signed-off-by: Longfang Liu <liulongfang@...wei.com>
---
drivers/usb/host/ehci-pci.c | 28 ++++++++++++++++++++++++----
1 file changed, 24 insertions(+), 4 deletions(-)
diff --git a/drivers/usb/host/ehci-pci.c b/drivers/usb/host/ehci-pci.c
index 3c3820a..534e906 100644
--- a/drivers/usb/host/ehci-pci.c
+++ b/drivers/usb/host/ehci-pci.c
@@ -47,6 +47,29 @@ static inline bool is_bypassed_id(struct pci_dev *pdev)
return !!pci_match_id(bypass_pci_id_table, pdev);
}
+static const struct usb_nosbrn_whitelist_entry {
+ u16 vendor;
+ u16 device;
+} usb_nosbrn_whitelist[] = {
+ /* STMICRO ConneXT has no sbrn register */
+ {PCI_VENDOR_ID_STMICRO, PCI_DEVICE_ID_STMICRO_USB_HOST},
+ /* End of list */
+ {NULL, NULL}
+};
+
+static bool usb_forbid_sbrn_read(struct pci_dev *pdev)
+{
+ const struct usb_nosbrn_whitelist_entry *entry;
+
+ for (entry = usb_nosbrn_whitelist; entry->vendor; entry++) {
+ if (pdev->vendor == entry->vendor &&
+ pdev->device == entry->device)
+ return true;
+ }
+
+ return false;
+}
+
/*
* 0x84 is the offset of in/out threshold register,
* and it is the same offset as the register of 'hostpc'.
@@ -288,10 +311,7 @@ static int ehci_pci_setup(struct usb_hcd *hcd)
}
/* Serial Bus Release Number is at PCI 0x60 offset */
- if (pdev->vendor == PCI_VENDOR_ID_STMICRO
- && pdev->device == PCI_DEVICE_ID_STMICRO_USB_HOST)
- ; /* ConneXT has no sbrn register */
- else
+ if (!usb_forbid_sbrn_read(pdev))
pci_read_config_byte(pdev, 0x60, &ehci->sbrn);
/* Keep this around for a while just in case some EHCI
--
2.8.1
Powered by blists - more mailing lists