[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <YHVxdVDSPgmtIBRd@kroah.com>
Date: Tue, 13 Apr 2021 12:24:53 +0200
From: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
To: Sergei Shtylyov <sergei.shtylyov@...il.com>
Cc: Artur Petrosyan <Arthur.Petrosyan@...opsys.com>,
Felipe Balbi <balbi@...nel.org>,
Minas Harutyunyan <Minas.Harutyunyan@...opsys.com>,
linux-usb@...r.kernel.org, linux-kernel@...r.kernel.org,
John Youn <John.Youn@...opsys.com>
Subject: Re: [PATCH 07/12] usb: dwc2: Update enter clock gating when port is
suspended
On Tue, Apr 13, 2021 at 12:22:35PM +0300, Sergei Shtylyov wrote:
> Hello!
>
> On 13.04.2021 10:17, Artur Petrosyan wrote:
>
> > Updates the implementation of entering clock gating mode
> > when core receives port suspend.
> > Instead of setting the required bit fields of the registers
> > inline, called the "dwc2_host_enter_clock_gating()" function.
> >
> > Signed-off-by: Artur Petrosyan <Arthur.Petrosyan@...opsys.com>
> > ---
> > drivers/usb/dwc2/hcd.c | 19 ++++---------------
> > 1 file changed, 4 insertions(+), 15 deletions(-)
> >
> > diff --git a/drivers/usb/dwc2/hcd.c b/drivers/usb/dwc2/hcd.c
> > index 27f030d5de54..e1225fe6c61a 100644
> > --- a/drivers/usb/dwc2/hcd.c
> > +++ b/drivers/usb/dwc2/hcd.c
> [...]
> > @@ -3323,22 +3322,12 @@ int dwc2_port_suspend(struct dwc2_hsotg *hsotg, u16 windex)
> > break;
> > case DWC2_POWER_DOWN_PARAM_HIBERNATION:
> > case DWC2_POWER_DOWN_PARAM_NONE:
> > - default:
> > - hprt0 = dwc2_read_hprt0(hsotg);
> > - hprt0 |= HPRT0_SUSP;
> > - dwc2_writel(hsotg, hprt0, HPRT0);
> > - hsotg->bus_suspended = true;
> > /*
> > - * If power_down is supported, Phy clock will be suspended
> > - * after registers are backuped.
> > + * If not hibernation nor partial power down are supported,
>
> s/not/neither/?
It's fine, not a big deal at all.
greg k-h
Powered by blists - more mailing lists