[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87k0p4m0gm.wl-maz@kernel.org>
Date: Thu, 15 Apr 2021 09:11:21 +0100
From: Marc Zyngier <maz@...nel.org>
To: Kever Yang <kever.yang@...k-chips.com>
Cc: Peter Geis <pgwipeout@...il.com>,
Thomas Gleixner <tglx@...utronix.de>,
"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
Heiko Stübner <heiko@...ech.de>
Subject: Re: [RFC] ITS fails to allocate on rk3568/rk3566
Hi Kever,
On Thu, 15 Apr 2021 08:24:33 +0100,
Kever Yang <kever.yang@...k-chips.com> wrote:
>
> Hi Marc, Peter,
>
> RK356x GIC has two issues:
>
> 1. GIC only support 32bit address while rk356x supports 8GB DDR SDRAM,
> so we use ZONE_DMA32 to fix this issue;
What transactions does this affect exactly? Only some ITS tables? Or
all of them, including the command queue? What about the configuration
and pending tables associated with the redistributors?
> 2. GIC version is r1p6-00rel0, RK356x interconnect does not support
> GIC and CPU snoop to each other, hence the GIC does not support the
> shareability feature. The read of register value for shareability
> feature does not return as expect in GICR and GITS, so we have to
> workaround for it.
How about the cacheability attribute? Can you please provide the exact
set of attributes that this system actually supports for each of the
ITS and redistributor base registers?
Also, please provide errata numbers for these two issues so that we
can properly document them and track the workarounds.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
Powered by blists - more mailing lists