linux-kernel - Re: [PATCH v8 1/3] dmaengine: ptdma: Initial driver for the AMD PTDMA

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Tue, 20 Apr 2021 12:59:19 +0530
From:   Sanjay R Mehta <sanmehta@....com>
To:     Randy Dunlap <rdunlap@...radead.org>,
        Sanjay R Mehta <Sanju.Mehta@....com>, vkoul@...nel.org
Cc:     gregkh@...uxfoundation.org, dan.j.williams@...el.com,
        Thomas.Lendacky@....com, robh@...nel.org,
        mchehab+samsung@...nel.org, davem@...emloft.net,
        linux-kernel@...r.kernel.org, dmaengine@...r.kernel.org
Subject: Re: [PATCH v8 1/3] dmaengine: ptdma: Initial driver for the AMD PTDMA



On 3/22/2021 10:36 PM, Randy Dunlap wrote:
> [CAUTION: External Email]
> 
> On 3/21/21 9:59 PM, Sanjay R Mehta wrote:
>> From: Sanjay R Mehta <sanju.mehta@....com>
>>
>> Add support for AMD PTDMA controller. It performs high-bandwidth
>> memory to memory and IO copy operation. Device commands are managed
>> via a circular queue of 'descriptors', each of which specifies source
>> and destination addresses for copying a single buffer of data.
>>
>> Signed-off-by: Sanjay R Mehta <sanju.mehta@....com>
>> ---
> 
>> diff --git a/drivers/dma/ptdma/Kconfig b/drivers/dma/ptdma/Kconfig
>> new file mode 100644
>> index 0000000..c4f8c6f
>> --- /dev/null
>> +++ b/drivers/dma/ptdma/Kconfig
>> @@ -0,0 +1,11 @@
>> +# SPDX-License-Identifier: GPL-2.0-only
>> +config AMD_PTDMA
>> +     tristate  "AMD PassThru DMA Engine"
>> +     depends on X86_64 && PCI
>> +     help
>> +       Enable support for the AMD PTDMA controller. This controller
>> +       provides DMA capabilities to performs high bandwidth memory to
> 
>                                     to perform
> 
>> +       memory and IO copy operation. It performs DMA transfer through
> 
> better:                      operations.
> 
>> +       queue based descriptor management. This DMA controller is intended
> 
>           queue-based
> 
>> +       to use with AMD Non-Transparent Bridge devices and not for general
> 
>           to be used with
> or
>           for use with
> 
>> +       purpose peripheral DMA.
> 
> 
> --
> ~Randy

Thanks a lot Randy, I fix them all as per your suggestions.

And apologies for the delayed response.


>