| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 21 Apr 2021 17:44:11 -0500
From: Rob Herring <robh@...nel.org>
To: Steen Hegelund <steen.hegelund@...rochip.com>
Cc: "David S. Miller" <davem@...emloft.net>,
Jakub Kicinski <kuba@...nel.org>,
Device Tree List <devicetree@...r.kernel.org>,
Andrew Lunn <andrew@...n.ch>,
Russell King <linux@...linux.org.uk>,
Microchip Linux Driver Support <UNGLinuxDriver@...rochip.com>,
Alexandre Belloni <alexandre.belloni@...tlin.com>,
Madalin Bucur <madalin.bucur@....nxp.com>,
Mark Einon <mark.einon@...il.com>,
Masahiro Yamada <masahiroy@...nel.org>,
Arnd Bergmann <arnd@...db.de>,
Philipp Zabel <p.zabel@...gutronix.de>,
Simon Horman <simon.horman@...ronome.com>,
netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
Lars Povlsen <lars.povlsen@...rochip.com>,
Bjarni Jonasson <bjarni.jonasson@...rochip.com>
Subject: Re: [PATCH net-next 01/10] dt-bindings: net: sparx5: Add
sparx5-switch bindings
On Fri, Apr 16, 2021 at 03:16:48PM +0200, Steen Hegelund wrote:
> Document the Sparx5 switch device driver bindings
>
> Signed-off-by: Steen Hegelund <steen.hegelund@...rochip.com>
> Signed-off-by: Lars Povlsen <lars.povlsen@...rochip.com>
> Signed-off-by: Bjarni Jonasson <bjarni.jonasson@...rochip.com>
> ---
> .../bindings/net/microchip,sparx5-switch.yaml | 227 ++++++++++++++++++
> 1 file changed, 227 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/net/microchip,sparx5-switch.yaml
>
> diff --git a/Documentation/devicetree/bindings/net/microchip,sparx5-switch.yaml b/Documentation/devicetree/bindings/net/microchip,sparx5-switch.yaml
> new file mode 100644
> index 000000000000..2eeb5230d8c8
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/net/microchip,sparx5-switch.yaml
> @@ -0,0 +1,227 @@
> +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Microchip Sparx5 Ethernet switch controller
> +
> +maintainers:
> + - Steen Hegelund <steen.hegelund@...rochip.com>
> + - Lars Povlsen <lars.povlsen@...rochip.com>
> +
> +description: |
> + The SparX-5 Enterprise Ethernet switch family provides a rich set of
> + Enterprise switching features such as advanced TCAM-based VLAN and
> + QoS processing enabling delivery of differentiated services, and
> + security through TCAM-based frame processing using versatile content
> + aware processor (VCAP).
> +
> + IPv4/IPv6 Layer 3 (L3) unicast and multicast routing is supported
> + with up to 18K IPv4/9K IPv6 unicast LPM entries and up to 9K IPv4/3K
> + IPv6 (S,G) multicast groups.
> +
> + L3 security features include source guard and reverse path
> + forwarding (uRPF) tasks. Additional L3 features include VRF-Lite and
> + IP tunnels (IP over GRE/IP).
> +
> + The SparX-5 switch family targets managed Layer 2 and Layer 3
> + equipment in SMB, SME, and Enterprise where high port count
> + 1G/2.5G/5G/10G switching with 10G/25G aggregation links is required.
> +
> +properties:
> + $nodename:
> + pattern: "^switch@[0-9a-f]+$"
> +
> + compatible:
> + const: microchip,sparx5-switch
> +
> + reg:
> + minItems: 3
Drop, that's the default implied by 'items' length.
Otherwise,
Reviewed-by: Rob Herring <robh@...nel.org>
> + items:
> + - description: cpu target
> + - description: devices target
> + - description: general control block target
> +
> + reg-names:
> + items:
> + - const: cpu
> + - const: devices
> + - const: gcb
> +
> + interrupts:
> + minItems: 1
> + items:
> + - description: register based extraction
> + - description: frame dma based extraction
> +
> + interrupt-names:
> + minItems: 1
> + items:
> + - const: xtr
> + - const: fdma
> +
> + resets:
> + items:
> + - description: Reset controller used for switch core reset (soft reset)
> +
> + reset-names:
> + items:
> + - const: switch
> +
> + mac-address: true
> +
> + ethernet-ports:
> + type: object
> + patternProperties:
> + "^port@[0-9a-f]+$":
> + type: object
> +
> + properties:
> + '#address-cells':
> + const: 1
> + '#size-cells':
> + const: 0
> +
> + reg:
> + description: Switch port number
> +
> + phys:
> + maxItems: 1
> + description:
> + phandle of a Ethernet SerDes PHY. This defines which SerDes
> + instance will handle the Ethernet traffic.
> +
> + phy-mode:
> + description:
> + This specifies the interface used by the Ethernet SerDes towards
> + the PHY or SFP.
> +
> + microchip,bandwidth:
> + description: Specifies bandwidth in Mbit/s allocated to the port.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + maximum: 25000
> +
> + phy-handle:
> + description:
> + phandle of a Ethernet PHY. This is optional and if provided it
> + points to the cuPHY used by the Ethernet SerDes.
> +
> + sfp:
> + description:
> + phandle of an SFP. This is optional and used when not specifying
> + a cuPHY. It points to the SFP node that describes the SFP used by
> + the Ethernet SerDes.
> +
> + managed: true
> +
> + microchip,sd-sgpio:
> + description:
> + Index of the ports Signal Detect SGPIO in the set of 384 SGPIOs
> + This is optional, and only needed if the default used index is
> + is not correct.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + minimum: 0
> + maximum: 383
> +
> + required:
> + - reg
> + - phys
> + - phy-mode
> + - microchip,bandwidth
> +
> + oneOf:
> + - required:
> + - phy-handle
> + - required:
> + - sfp
> + - managed
> +
> +required:
> + - compatible
> + - reg
> + - reg-names
> + - interrupts
> + - interrupt-names
> + - resets
> + - reset-names
> + - ethernet-ports
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> + switch: switch@...000000 {
> + compatible = "microchip,sparx5-switch";
> + reg = <0 0x401000>,
> + <0x10004000 0x7fc000>,
> + <0x11010000 0xaf0000>;
> + reg-names = "cpu", "devices", "gcb";
> + interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "xtr";
> + resets = <&reset 0>;
> + reset-names = "switch";
> + ethernet-ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + port0: port@0 {
> + reg = <0>;
> + microchip,bandwidth = <1000>;
> + phys = <&serdes 13>;
> + phy-handle = <&phy0>;
> + phy-mode = "qsgmii";
> + };
> + /* ... */
> + /* Then the 25G interfaces */
> + port60: port@60 {
> + reg = <60>;
> + microchip,bandwidth = <25000>;
> + phys = <&serdes 29>;
> + phy-mode = "10gbase-r";
> + sfp = <&sfp_eth60>;
> + managed = "in-band-status";
> + microchip,sd-sgpio = <365>;
> + };
> + port61: port@61 {
> + reg = <61>;
> + microchip,bandwidth = <25000>;
> + phys = <&serdes 30>;
> + phy-mode = "10gbase-r";
> + sfp = <&sfp_eth61>;
> + managed = "in-band-status";
> + microchip,sd-sgpio = <369>;
> + };
> + port62: port@62 {
> + reg = <62>;
> + microchip,bandwidth = <25000>;
> + phys = <&serdes 31>;
> + phy-mode = "10gbase-r";
> + sfp = <&sfp_eth62>;
> + managed = "in-band-status";
> + microchip,sd-sgpio = <373>;
> + };
> + port63: port@63 {
> + reg = <63>;
> + microchip,bandwidth = <25000>;
> + phys = <&serdes 32>;
> + phy-mode = "10gbase-r";
> + sfp = <&sfp_eth63>;
> + managed = "in-band-status";
> + microchip,sd-sgpio = <377>;
> + };
> + /* Finally the Management interface */
> + port64: port@64 {
> + reg = <64>;
> + microchip,bandwidth = <1000>;
> + phys = <&serdes 0>;
> + phy-handle = <&phy64>;
> + phy-mode = "sgmii";
> + mac-address = [ 00 00 00 01 02 03 ];
> + };
> + };
> + };
> +
> +...
> +# vim: set ts=2 sw=2 sts=2 tw=80 et cc=80 ft=yaml :
> --
> 2.31.1
>
Powered by blists - more mailing lists