[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87mttqicj4.wl-maz@kernel.org>
Date: Thu, 22 Apr 2021 16:06:55 +0100
From: Marc Zyngier <maz@...nel.org>
To: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
Cc: Thomas Gleixner <tglx@...utronix.de>, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 1/2] irqchip: Add support for IDT 79rc3243x interrupt controller
On Thu, 22 Apr 2021 15:53:28 +0100,
Thomas Bogendoerfer <tsbogend@...ha.franken.de> wrote:
>
> IDT 79rc3243x SoCs have rather simple interrupt controllers connected
> to the MIPS CPU interrupt lines. Each of them has room for up to
> 32 interrupts.
>
> Signed-off-by: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
> ---
> Changes in v4:
> - changed comaptible string to idt,32434-pic
I have dropped v3 from irq/irqchip-next and picked v4, but please send
patches on top of that version if you have further changes.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
Powered by blists - more mailing lists