[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20210423121857.GC5507@sirena.org.uk>
Date: Fri, 23 Apr 2021 13:18:57 +0100
From: Mark Brown <broonie@...nel.org>
To: Jon Lin <jon.lin@...k-chips.com>
Cc: heiko@...ech.de, linux-spi@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org,
kernel@...il.dk
Subject: Re: [PATCH v1 6/8] spi: rockchip: Set rx_fifo interrupt waterline
base on transfer item
On Fri, Apr 23, 2021 at 04:47:48PM +0800, Jon Lin wrote:
> The error here is to calculate the width as 8 bits. In fact, 16 bits
> should be considered.
Bugfix patches like this should go at the start of a series so they can
be sent as fixes without any dependencies on earlier patches.
Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)
Powered by blists - more mailing lists