[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <162099394917.1964929.5627318553471535848.b4-ty@sntech.de>
Date: Fri, 14 May 2021 14:05:56 +0200
From: Heiko Stuebner <heiko@...ech.de>
To: mturquette@...libre.com,
"Elaine@...r.kernel.org" <Elaine@...r.kernel.org>, sboyd@...nel.org
Cc: Heiko Stuebner <heiko@...ech.de>,
linux-arm-kernel@...ts.infradead.org,
Elaine Zhang <zhangqing@...k-chips.com>,
linux-clk@...r.kernel.org, kever.yang@...k-chips.com,
huangtao@...k-chips.com, tony.xie@...k-chips.com,
linux-kernel@...r.kernel.org, finley.xiao@...k-chips.com,
linux-rockchip@...ts.infradead.org
Subject: Re: [PATCH v1] clk: rockchip: Optimize PLL table memory usage
On Tue, 11 May 2021 17:07:26 +0800, Elaine@...r.kernel.org wrote:
> Before the change: The sizeof rk3568_pll_rates = 2544
> Use union: The sizeof rk3568_pll_rates = 1696
>
> In future Soc, more PLL types will be added, and the
> rockchip_pll_rate_table will add more members,
> and the space savings will be even more pronounced
> by using union.
Applied, thanks!
[1/1] clk: rockchip: Optimize PLL table memory usage
commit: 23029150a05b59ebacca6dd76f6c14dc67a95877
Best regards,
--
Heiko Stuebner <heiko@...ech.de>
Powered by blists - more mailing lists