| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <e0545fee-70db-ce38-1bd4-6520dc585bad@manjaro.org>
Date: Fri, 14 May 2021 14:52:47 +0200
From: Tobias Schramm <t.schramm@...jaro.org>
To: Johan Jonker <jbx6244@...il.com>,
Tobias Schramm <t.schramm@...jaro.org>,
linux-usb@...r.kernel.org, linux-rockchip@...ts.infradead.org,
linux-phy@...ts.infradead.org, devicetree@...r.kernel.org
Cc: Rob Herring <robh+dt@...nel.org>, Heiko Stuebner <heiko@...ech.de>,
Kishon Vijay Abraham I <kishon@...com>,
Vinod Koul <vkoul@...nel.org>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 4/4] arm64: dts: rockchip: add USB support to RK3308 dts
> Hi Johan,
Am 14.05.21 um 14:09 schrieb Johan Jonker:
> Hi Tobias,
>
> Just sent a patch for grf.yaml and rockchip-usb-phy.yaml conversion myself.
>
Ah wonderful, thanks! I was not quite happy with touching the old .txt
documentation anyway. I'll adjust my next version to depend on your
patches then.
> Added { .compatible = "rockchip,rk3308-usb2phy", .data =
> &rk3308_phy_cfgs }, to phy-rockchip-inno-usb2.c
>
> Added is "rockchip,rk3308-usb-phy" to rockchip-usb-phy.txt
>
> compatible = "rockchip,rk3308-usb2phy"; is used in this patch.
>
> Maybe try phy-rockchip-inno-usb2.yaml?
>
Right. Somehow ended up in the wrong file there. Will fix it in the next
version.
> "rockchip,rk3308-usb2phy-grf", "syscon", "simple-mfd" document missing.
>
> Could someone recheck the reg memory size?
> Is this still correct then?
>
> ===
> compatible = "rockchip,rk3308-grf", "syscon", "simple-mfd";
> reg = <0x0 0xff000000 0x0 0x10000>;
>
> Do we still need "0x0 0x10000" here?
The technical reference manual specifies it as 64k in size. However,
since the dts has separate nodes for the other grfs it should probably
be "0x0 0x8000" at max. Technical reference manual indicates there is
nothing beyond 0x0803 in the main grf.
> ===
> compatible = "rockchip,rk3308-usb2phy-grf", "syscon", "simple-mfd";
> reg = <0x0 0xff008000 0x0 0x4000>;
> ===
> compatible = "rockchip,rk3308-detect-grf", "syscon", "simple-mfd";
> reg = <0x0 0xff00b000 0x0 0x1000>;
> ===
> compatible = "rockchip,rk3308-core-grf", "syscon", "simple-mfd";
> reg = <0x0 0xff00c000 0x0 0x1000>;
> ===
>
> Johan
>
> On 5/14/21 12:27 PM, Tobias Schramm wrote:
>> The Rockchip RK3308 features an integrated USB 2.0 phy, an USB OTG
>> controller and OHCI/EHCI interfaces.
>> This patch adds all of those to the RK3308 dtsi and thereby enables USB
>> support on the RK3308.
>>
>> Signed-off-by: Tobias Schramm <t.schramm@...jaro.org>
>> ---
>> arch/arm64/boot/dts/rockchip/rk3308.dtsi | 75 ++++++++++++++++++++++++
>> 1 file changed, 75 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
>> index 0c5fa9801e6f..80fd802d6c15 100644
>> --- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi
>> +++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
>> @@ -177,6 +177,43 @@ reboot-mode {
>> };
>> };
>>
>> + usb2phy_grf: syscon@...08000 {
>> + compatible = "rockchip,rk3308-usb2phy-grf", "syscon",
>> + "simple-mfd";
>> + reg = <0x0 0xff008000 0x0 0x4000>;
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> +
>> + u2phy: usb2-phy@100 {
>
>> + compatible = "rockchip,rk3308-usb2phy";
>> + reg = <0x100 0x10>;
>> + clocks = <&cru SCLK_USBPHY_REF>;
>> + clock-names = "phyclk";
>> + clock-output-names = "usb480m_phy";
>> + #clock-cells = <0>;
>> + assigned-clocks = <&cru USB480M>;
>> + assigned-clock-parents = <&u2phy>;
>> + status = "disabled";
>> +
>
> Looks like
>
>> + u2phy_otg: otg-port {
>> + #phy-cells = <0>;
>> + interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
>> + <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupt-names = "otg-bvalid", "otg-id",
>> + "linestate";
>> + status = "disabled";
>> + };
>> +
>> + u2phy_host: host-port {
>> + #phy-cells = <0>;
>> + interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupt-names = "linestate";
>> + status = "disabled";
>> + };
>> + };
>> + };
>> +
>> detect_grf: syscon@...0b000 {
>> compatible = "rockchip,rk3308-detect-grf", "syscon", "simple-mfd";
>> reg = <0x0 0xff00b000 0x0 0x1000>;
>> @@ -579,6 +616,44 @@ spdif_tx: spdif-tx@...a0000 {
>> status = "disabled";
>> };
>>
>> + usb20_otg: usb@...00000 {
>> + compatible = "rockchip,rk3308-usb", "rockchip,rk3066-usb",
>> + "snps,dwc2";
>> + reg = <0x0 0xff400000 0x0 0x40000>;
>> + interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
>> + clocks = <&cru HCLK_OTG>;
>> + clock-names = "otg";
>> + dr_mode = "otg";
>> + g-np-tx-fifo-size = <16>;
>> + g-rx-fifo-size = <280>;
>> + g-tx-fifo-size = <256 128 128 64 32 16>;
>> + phys = <&u2phy_otg>;
>> + phy-names = "usb2-phy";
>> + status = "disabled";
>> + };
>> +
>> + usb_host_ehci: usb@...40000 {
>> + compatible = "generic-ehci";
>> + reg = <0x0 0xff440000 0x0 0x10000>;
>> + interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
>> + clocks = <&cru HCLK_HOST>, <&cru HCLK_HOST_ARB>, <&u2phy>;
>> + clock-names = "usbhost", "arbiter", "utmi";
>> + phys = <&u2phy_host>;
>> + phy-names = "usb";
>> + status = "disabled";
>> + };
>> +
>> + usb_host_ohci: usb@...50000 {
>> + compatible = "generic-ohci";
>> + reg = <0x0 0xff450000 0x0 0x10000>;
>> + interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
>> + clocks = <&cru HCLK_HOST>, <&cru HCLK_HOST_ARB>, <&u2phy>;
>> + clock-names = "usbhost", "arbiter", "utmi";
>> + phys = <&u2phy_host>;
>> + phy-names = "usb";
>> + status = "disabled";
>> + };
>> +
>> sdmmc: mmc@...80000 {
>> compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc";
>> reg = <0x0 0xff480000 0x0 0x4000>;
>>
Powered by blists - more mailing lists