| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20210518094725.7701-1-will@kernel.org>
Date: Tue, 18 May 2021 10:47:04 +0100
From: Will Deacon <will@...nel.org>
To: linux-arm-kernel@...ts.infradead.org
Cc: linux-arch@...r.kernel.org, linux-kernel@...r.kernel.org,
Will Deacon <will@...nel.org>,
Catalin Marinas <catalin.marinas@....com>,
Marc Zyngier <maz@...nel.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Peter Zijlstra <peterz@...radead.org>,
Morten Rasmussen <morten.rasmussen@....com>,
Qais Yousef <qais.yousef@....com>,
Suren Baghdasaryan <surenb@...gle.com>,
Quentin Perret <qperret@...gle.com>, Tejun Heo <tj@...nel.org>,
Li Zefan <lizefan@...wei.com>,
Johannes Weiner <hannes@...xchg.org>,
Ingo Molnar <mingo@...hat.com>,
Juri Lelli <juri.lelli@...hat.com>,
Vincent Guittot <vincent.guittot@...aro.org>,
"Rafael J. Wysocki" <rjw@...ysocki.net>, kernel-team@...roid.com
Subject: [PATCH v6 00/21] Add support for 32-bit tasks on asymmetric AArch32 systems
Hi folks,
This is the long-awaited v6 of these patches which I last posted at the
end of last year:
v1: https://lore.kernel.org/r/20201027215118.27003-1-will@kernel.org
v2: https://lore.kernel.org/r/20201109213023.15092-1-will@kernel.org
v3: https://lore.kernel.org/r/20201113093720.21106-1-will@kernel.org
v4: https://lore.kernel.org/r/20201124155039.13804-1-will@kernel.org
v5: https://lore.kernel.org/r/20201208132835.6151-1-will@kernel.org
There was also a nice LWN writeup in case you've forgotten what this is
about:
https://lwn.net/Articles/838339/
It's taken me a while to get a v6 of this together, partly due to
addressing the review feedback on v5, but also because this has now seen
testing on real hardware which threw up some surprises in suspend/resume,
SCHED_DEADLINE and compat hwcap reporting. Thanks to Quentin for helping
me to debug those issues.
The aim of this series is to allow 32-bit ARM applications to run on
arm64 SoCs where not all of the CPUs support the 32-bit instruction set.
Unfortunately, such SoCs are real and will continue to be productised
over the next few years at least. I can assure you that I'm not just
doing this for fun.
Changes in v6 include:
* Save/restore the affinity mask across execve() to 32-bit and back to
64-bit again.
* Allow 32-bit deadline tasks, but skip straight to fallback path when
determining new affinity mask on execve().
* Fixed resume-from-suspend path when the resuming CPU is 64-bit-only
by deferring wake-ups for 32-bit tasks until the secondary CPUs are
back online.
* Bug fixes (compat hwcaps, memory leak, cpuset fallback path).
* Documentation for arm64. It's in the divisive .rst format, but please
take a look anyway!
I'm pretty happy with this now and it seems to do the right thing,
although the new patches in this revision would certainly benefit from
review. Series based on v5.13-rc1.
Cheers,
Will
Cc: Catalin Marinas <catalin.marinas@....com>
Cc: Marc Zyngier <maz@...nel.org>
Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
Cc: Peter Zijlstra <peterz@...radead.org>
Cc: Morten Rasmussen <morten.rasmussen@....com>
Cc: Qais Yousef <qais.yousef@....com>
Cc: Suren Baghdasaryan <surenb@...gle.com>
Cc: Quentin Perret <qperret@...gle.com>
Cc: Tejun Heo <tj@...nel.org>
Cc: Li Zefan <lizefan@...wei.com>
Cc: Johannes Weiner <hannes@...xchg.org>
Cc: Ingo Molnar <mingo@...hat.com>
Cc: Juri Lelli <juri.lelli@...hat.com>
Cc: Vincent Guittot <vincent.guittot@...aro.org>
Cc: "Rafael J. Wysocki" <rjw@...ysocki.net>
Cc: kernel-team@...roid.com
--->8
Will Deacon (21):
arm64: cpuinfo: Split AArch32 registers out into a separate struct
arm64: Allow mismatched 32-bit EL0 support
KVM: arm64: Kill 32-bit vCPUs on systems with mismatched EL0 support
arm64: Kill 32-bit applications scheduled on 64-bit-only CPUs
arm64: Advertise CPUs capable of running 32-bit applications in sysfs
sched: Introduce task_cpu_possible_mask() to limit fallback rq
selection
cpuset: Don't use the cpu_possible_mask as a last resort for cgroup v1
cpuset: Honour task_cpu_possible_mask() in guarantee_online_cpus()
sched: Reject CPU affinity changes based on task_cpu_possible_mask()
sched: Introduce task_struct::user_cpus_ptr to track requested
affinity
sched: Split the guts of sched_setaffinity() into a helper function
sched: Allow task CPU affinity to be restricted on asymmetric systems
sched: Admit forcefully-affined tasks into SCHED_DEADLINE
freezer: Add frozen_or_skipped() helper function
sched: Defer wakeup in ttwu() for unschedulable frozen tasks
arm64: Implement task_cpu_possible_mask()
arm64: exec: Adjust affinity for compat tasks with mismatched 32-bit
EL0
arm64: Prevent offlining first CPU with 32-bit EL0 on mismatched
system
arm64: Hook up cmdline parameter to allow mismatched 32-bit EL0
arm64: Remove logic to kill 32-bit tasks on 64-bit-only cores
Documentation: arm64: describe asymmetric 32-bit support
.../ABI/testing/sysfs-devices-system-cpu | 9 +
.../admin-guide/kernel-parameters.txt | 11 +
Documentation/arm64/asymmetric-32bit.rst | 149 ++++++++
Documentation/arm64/index.rst | 1 +
arch/arm64/include/asm/cpu.h | 44 +--
arch/arm64/include/asm/cpucaps.h | 3 +-
arch/arm64/include/asm/cpufeature.h | 8 +-
arch/arm64/include/asm/mmu_context.h | 13 +
arch/arm64/kernel/cpufeature.c | 227 +++++++++---
arch/arm64/kernel/cpuinfo.c | 53 +--
arch/arm64/kernel/process.c | 21 +-
arch/arm64/kvm/arm.c | 11 +-
include/linux/cpuset.h | 3 +-
include/linux/freezer.h | 6 +
include/linux/mmu_context.h | 8 +
include/linux/sched.h | 15 +
init/init_task.c | 1 +
kernel/cgroup/cpuset.c | 45 ++-
kernel/fork.c | 2 +
kernel/freezer.c | 10 +-
kernel/hung_task.c | 4 +-
kernel/sched/core.c | 323 ++++++++++++++----
kernel/sched/sched.h | 1 +
23 files changed, 781 insertions(+), 187 deletions(-)
create mode 100644 Documentation/arm64/asymmetric-32bit.rst
--
2.31.1.751.gd2f1c929bd-goog
Powered by blists - more mailing lists