[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210518142009.GA617606@robh.at.kernel.org>
Date: Tue, 18 May 2021 09:20:09 -0500
From: Rob Herring <robh@...nel.org>
To: Dmitry Osipenko <digetx@...il.com>
Cc: Matt Merhar <mattmerhar@...tonmail.com>,
Nicolas Chauvet <kwizart@...il.com>,
linux-kernel@...r.kernel.org,
Michał Mirosław <mirq-linux@...e.qmqm.pl>,
Ulf Hansson <ulf.hansson@...aro.org>,
linux-tegra@...r.kernel.org, linux-pm@...r.kernel.org,
Peter Geis <pgwipeout@...il.com>,
Thierry Reding <thierry.reding@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Paul Fertser <fercerpav@...il.com>, devicetree@...r.kernel.org,
Viresh Kumar <vireshk@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Stephen Boyd <sboyd@...nel.org>
Subject: Re: [PATCH v5 1/3] dt-bindings: soc: tegra-pmc: Document core power
domain
On Mon, 17 May 2021 02:17:53 +0300, Dmitry Osipenko wrote:
> All NVIDIA Tegra SoCs have a core power domain where majority of hardware
> blocks reside. Document the new core power domain properties.
>
> Signed-off-by: Dmitry Osipenko <digetx@...il.com>
> ---
> .../arm/tegra/nvidia,tegra20-pmc.yaml | 35 +++++++++++++++++++
> 1 file changed, 35 insertions(+)
>
Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists