lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210520070040.710-1-yao.jin@linux.intel.com>
Date:   Thu, 20 May 2021 15:00:35 +0800
From:   Jin Yao <yao.jin@...ux.intel.com>
To:     acme@...nel.org, jolsa@...nel.org, peterz@...radead.org,
        mingo@...hat.com, alexander.shishkin@...ux.intel.com
Cc:     Linux-kernel@...r.kernel.org, ak@...ux.intel.com,
        kan.liang@...el.com, yao.jin@...el.com,
        Jin Yao <yao.jin@...ux.intel.com>
Subject: [PATCH v1 0/5] perf: Support perf-mem/perf-c2c for AlderLake

AlderLake uses a hybrid architecture utilizing Golden Cove cores
(core CPU) and Gracemont cores (atom CPU). This patchset supports
perf-mem and perf-c2c for AlderLake. 

Jin Yao (5):
  perf util: Check mem-loads auxiliary event
  perf tools: Support pmu name in perf_mem_events__name
  perf tools: Check if mem_events is supported for hybrid
  perf mem: Support record for hybrid platform
  perf c2c: Support record for hybrid platform

 tools/perf/arch/arm64/util/mem-events.c   |   2 +-
 tools/perf/arch/powerpc/util/mem-events.c |   2 +-
 tools/perf/arch/x86/util/mem-events.c     |  37 ++++---
 tools/perf/builtin-c2c.c                  |  36 +++----
 tools/perf/builtin-mem.c                  |  39 ++++----
 tools/perf/util/mem-events.c              | 112 ++++++++++++++++++++--
 tools/perf/util/mem-events.h              |   4 +-
 7 files changed, 172 insertions(+), 60 deletions(-)

-- 
2.17.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ