[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <162181382840.2545380.4133939469375306641.b4-ty@sntech.de>
Date: Mon, 24 May 2021 01:51:10 +0200
From: Heiko Stuebner <heiko@...ech.de>
To: Kever Yang <kever.yang@...k-chips.com>,
Elaine Zhang <zhangqing@...k-chips.com>,
Peter Geis <pgwipeout@...il.com>,
Stephen Boyd <sboyd@...nel.org>,
Michael Turquette <mturquette@...libre.com>
Cc: Heiko Stuebner <heiko@...ech.de>,
linux-rockchip@...ts.infradead.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org
Subject: Re: [PATCH] clk: rockchip: fix rk3568 cpll clk gate bits
On Wed, 19 May 2021 13:41:49 -0400, Peter Geis wrote:
> The cpll clk gate bits had an ordering issue. This led to the loss of
> the boot sdmmc controller when the gmac was shut down with:
> `ip link set eth0 down`
> as the cpll_100m was shut off instead of the cpll_62p5.
> cpll_62p5, cpll_50m, cpll_25m were all off by one with cpll_100m
> misplaced.
>
> [...]
Applied, thanks!
[1/1] clk: rockchip: fix rk3568 cpll clk gate bits
commit: 2f3877d609e7951ef96d24979eb9d163f1f004f8
Best regards,
--
Heiko Stuebner <heiko@...ech.de>
Powered by blists - more mailing lists