linux-kernel - Re: [PATCH] drm/amdgpu: fix typo

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Mon, 24 May 2021 14:49:58 -0400
From:   Alex Deucher <alexdeucher@...il.com>
To:     nswdhpyhwt@....com
Cc:     "Deucher, Alexander" <alexander.deucher@....com>,
        Christian Koenig <christian.koenig@....com>,
        xinhui pan <Xinhui.Pan@....com>,
        Dave Airlie <airlied@...ux.ie>,
        Daniel Vetter <daniel@...ll.ch>,
        Sonny Jiang <sonny.jiang@....com>, Leo Liu <leo.liu@....com>,
        Lee Jones <lee.jones@...aro.org>,
        "tony.huang_cp" <huangwentao@...ong.com>,
        Maling list - DRI developers 
        <dri-devel@...ts.freedesktop.org>,
        amd-gfx list <amd-gfx@...ts.freedesktop.org>,
        LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] drm/amdgpu: fix typo

Applied.  Thanks!

Alex

On Mon, May 24, 2021 at 3:45 AM <nswdhpyhwt@....com> wrote:
>
> From: "tony.huang_cp" <huangwentao@...ong.com>
>
> change 'interupt' to 'interrupt'
>
> Signed-off-by: tony.huang_cp <huangwentao@...ong.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c b/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> index 284447d..6c0e914 100644
> --- a/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> +++ b/drivers/gpu/drm/amd/amdgpu/uvd_v3_1.c
> @@ -340,7 +340,7 @@ static int uvd_v3_1_start(struct amdgpu_device *adev)
>         /* enable VCPU clock */
>         WREG32(mmUVD_VCPU_CNTL,  1 << 9);
>
> -       /* disable interupt */
> +       /* disable interrupt */
>         WREG32_P(mmUVD_MASTINT_EN, 0, ~(1 << 1));
>
>  #ifdef __BIG_ENDIAN
> @@ -405,7 +405,7 @@ static int uvd_v3_1_start(struct amdgpu_device *adev)
>                 return r;
>         }
>
> -       /* enable interupt */
> +       /* enable interrupt */
>         WREG32_P(mmUVD_MASTINT_EN, 3<<1, ~(3 << 1));
>
>         WREG32_P(mmUVD_STATUS, 0, ~(1<<2));
> --
> 1.9.1
>