[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210524092605.734-1-lakshmi.sowjanya.d@intel.com>
Date: Mon, 24 May 2021 14:56:03 +0530
From: lakshmi.sowjanya.d@...el.com
To: linus.walleij@...aro.org
Cc: linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org,
lakshmi.bai.raja.subramanian@...el.com, tamal.saha@...el.com,
lakshmi.sowjanya.d@...el.com
Subject: [PATCH 0/2] Add pinctrl support for Intel Keem Bay SoC
From: "D, Lakshmi Sowjanya" <lakshmi.sowjanya.d@...el.com>
Hi,
This patch set enables the support for the integrated pin controller in
the Intel Keem Bay SoC.
Patch 1 holds the implementation of pinctrl driver.
Patch 2 holds the relevant Device Tree bindings documentation and an
entry in MAINTAINERS file
Please help to review this patch set.
Thanks in advance,
Sowjanya
D, Lakshmi Sowjanya (2):
dt-bindings: pinctrl: Add bindings for Intel Keembay pinctrl driver
pinctrl: Add Intel Keem Bay pinctrl driver
.../pinctrl/intel,pinctrl-keembay.yaml | 135 ++
MAINTAINERS | 5 +
drivers/pinctrl/Kconfig | 19 +
drivers/pinctrl/Makefile | 1 +
drivers/pinctrl/pinctrl-keembay.c | 1732 +++++++++++++++++
5 files changed, 1892 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pinctrl/intel,pinctrl-keembay.yaml
create mode 100644 drivers/pinctrl/pinctrl-keembay.c
--
2.17.1
Powered by blists - more mailing lists