lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <162255342222.565985.6841867867771052763.b4-ty@kernel.org>
Date:   Tue,  1 Jun 2021 19:21:05 +0100
From:   Will Deacon <will@...nel.org>
To:     mark.rutland@....com, namhyung@...nel.org,
        linux-arm-kernel@...ts.infradead.org, acme@...nel.org,
        peterz@...radead.org, linux-kernel@...r.kernel.org,
        alexander.shishkin@...ux.intel.com, suzuki.poulose@....com,
        mingo@...hat.com, jolsa@...hat.com,
        Yang Jihong <yangjihong1@...wei.com>, linux@...linux.org.uk,
        julien.thierry.kdev@...il.com
Cc:     catalin.marinas@....com, kernel-team@...roid.com,
        Will Deacon <will@...nel.org>
Subject: Re: [PATCH] arm_pmu: Fix write counter incorrect in ARMv7 big-endian mode

On Fri, 30 Apr 2021 09:26:59 +0800, Yang Jihong wrote:
> Commit 3a95200d3f89a ("arm_pmu: Change API to support 64bit counter values")
> changes the input "value" type from 32-bit to 64-bit,
> which introduces the following problem:
> ARMv7 PMU counters is 32-bit width, in big-endian mode, write counter uses
> high 32-bit, which writes an incorrect value.
> 
> Before:
> 
> [...]

Applied to will (for-next/perf), thanks!

[1/1] arm_pmu: Fix write counter incorrect in ARMv7 big-endian mode
      https://git.kernel.org/will/c/fdbef8c4e68a

Cheers,
-- 
Will

https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ