[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210603130851.GS30436@shell.armlinux.org.uk>
Date: Thu, 3 Jun 2021 14:08:51 +0100
From: "Russell King (Oracle)" <linux@...linux.org.uk>
To: Michael Sit Wei Hong <michael.wei.hong.sit@...el.com>
Cc: Jose.Abreu@...opsys.com, andrew@...n.ch, hkallweit1@...il.com,
kuba@...nel.org, netdev@...r.kernel.org, peppe.cavallaro@...com,
alexandre.torgue@...s.st.com, davem@...emloft.net,
mcoquelin.stm32@...il.com, weifeng.voon@...el.com,
boon.leong.ong@...el.com, tee.min.tan@...el.com,
vee.khee.wong@...ux.intel.com, vee.khee.wong@...el.com,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [RESEND PATCH net-next v4 0/3] Enable 2.5Gbps speed for stmmac
Hi,
On Thu, Jun 03, 2021 at 07:50:29PM +0800, Michael Sit Wei Hong wrote:
> Intel mGbE supports 2.5Gbps link speed by overclocking the clock rate
> by 2.5 times to support 2.5Gbps link speed. In this mode, the serdes/PHY
> operates at a serial baud rate of 3.125 Gbps and the PCS data path and
> GMII interface of the MAC operate at 312.5 MHz instead of 125 MHz.
> This is configured in the BIOS during boot up. The kernel driver is not able
> access to modify the clock rate for 1Gbps/2.5G mode on the fly. The way to
> determine the current 1G/2.5G mode is by reading a dedicated adhoc
> register through mdio bus.
How does this interact with Vladimir's "Convert xpcs to phylink_pcs_ops"
series? Is there an inter-dependency between these, or a preferred order
that they should be applied?
Thanks.
--
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
Powered by blists - more mailing lists