[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210607065108.GA24872@lst.de>
Date: Mon, 7 Jun 2021 08:51:08 +0200
From: Christoph Hellwig <hch@....de>
To: Guo Ren <guoren@...nel.org>
Cc: Christoph Hellwig <hch@....de>,
Nick Kossifidis <mick@....forth.gr>,
Drew Fustini <drew@...gleboard.org>,
Anup Patel <anup.patel@....com>,
Palmer Dabbelt <palmerdabbelt@...gle.com>, wefu@...hat.com,
Wei Wu (吴伟) <lazyparser@...il.com>,
linux-riscv <linux-riscv@...ts.infradead.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-arch <linux-arch@...r.kernel.org>,
linux-sunxi@...ts.linux.dev, Guo Ren <guoren@...ux.alibaba.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Benjamin Koch <snowball@...b.de>,
Matteo Croce <mcroce@...ux.microsoft.com>,
Wei Fu <tekkamanninja@...il.com>
Subject: Re: [PATCH RFC 0/3] riscv: Add DMA_COHERENT support
On Mon, Jun 07, 2021 at 02:41:14PM +0800, Guo Ren wrote:
> Double/Triple the size of physical memory regions can't be accepted by
> SOC vendors, because it wastes HW resources.
> Some cost-down soc interconnects only have 32bit~34bit width of
> physical address, are you sure you could force them to expand it? (I
> can't)
>
> > or somewhat dynamic.
> How can HW implement with dynamic modifying PMA? What's the granularity?
I'm just stating the requirements from the Linux DMA perspective. You
also do not need tripple the address space, just double.
Powered by blists - more mailing lists