[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210607121216.ypoehirsdypul3br@gilmour>
Date: Mon, 7 Jun 2021 14:12:16 +0200
From: Maxime Ripard <maxime@...no.tech>
To: Guo Ren <guoren@...nel.org>
Cc: Anup Patel <anup.patel@....com>,
Palmer Dabbelt <palmerdabbelt@...gle.com>,
Arnd Bergmann <arnd@...db.de>, Chen-Yu Tsai <wens@...e.org>,
Drew Fustini <drew@...gleboard.org>, liush@...winnertech.com,
Wei Wu (吴伟) <lazyparser@...il.com>,
wefu@...hat.com, linux-riscv <linux-riscv@...ts.infradead.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-arch <linux-arch@...r.kernel.org>,
linux-sunxi@...ts.linux.dev, Guo Ren <guoren@...ux.alibaba.com>,
Atish Patra <atish.patra@....com>,
Christoph Hellwig <hch@....de>
Subject: Re: [RFC PATCH v2 10/11] riscv: soc: Add Allwinner SoC kconfig option
On Mon, Jun 07, 2021 at 03:43:03PM +0800, Guo Ren wrote:
> On Mon, Jun 7, 2021 at 3:19 PM Maxime Ripard <maxime@...no.tech> wrote:
> >
> > Hi,
> >
> > On Sun, Jun 06, 2021 at 09:04:08AM +0000, guoren@...nel.org wrote:
> > > From: Guo Ren <guoren@...ux.alibaba.com>
> > >
> > > Add Allwinner kconfig option which selects SoC specific and common
> > > drivers that is required for this SoC.
> > >
> > > Allwinner D1 uses custom PTE attributes to solve non-coherency SOC
> > > interconnect issues for dma synchronization, so we set the default
> > > value when SOC_SUNXI selected.
> > >
> > > Signed-off-by: Guo Ren <guoren@...ux.alibaba.com>
> > > Co-Developed-by: Liu Shaohua <liush@...winnertech.com>
> > > Signed-off-by: Liu Shaohua <liush@...winnertech.com>
> > > Cc: Anup Patel <anup.patel@....com>
> > > Cc: Atish Patra <atish.patra@....com>
> > > Cc: Christoph Hellwig <hch@....de>
> > > Cc: Chen-Yu Tsai <wens@...e.org>
> > > Cc: Drew Fustini <drew@...gleboard.org>
> > > Cc: Maxime Ripard <maxime@...no.tech>
> > > Cc: Palmer Dabbelt <palmerdabbelt@...gle.com>
> > > Cc: Wei Fu <wefu@...hat.com>
> > > Cc: Wei Wu <lazyparser@...il.com>
> > > ---
> > > arch/riscv/Kconfig.socs | 12 ++++++++++++
> > > arch/riscv/configs/defconfig | 1 +
> > > 2 files changed, 13 insertions(+)
> > >
> > > diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
> > > index ed96376..055fb3e 100644
> > > --- a/arch/riscv/Kconfig.socs
> > > +++ b/arch/riscv/Kconfig.socs
> > > @@ -69,4 +69,16 @@ config SOC_CANAAN_K210_DTB_SOURCE
> > >
> > > endif
> > >
> > > +config SOC_SUNXI
> > > + bool "Allwinner SoCs"
> > > + depends on MMU
> > > + select DWMAC_GENERIC
> > > + select SERIAL_8250
> > > + select SERIAL_8250_CONSOLE
> > > + select SERIAL_8250_DW
> > > + select SIFIVE_PLIC
> > > + select STMMAC_ETH
> > > + help
> > > + This enables support for Allwinner SoC platforms like the D1.
> > > +
> >
> > We probably don't want to select DWMAC, STMMAC_ETH and the 8250 options,
> > looks good otherwise.
> >
> > Maxime
> Remove DWMAC, STMMAC_ETH is okay.
>
> But I think we still need:
> select SERIAL_8250_DW if SERIAL_8250
Well, even the UART is optional. Just enable them in the defconfig
Maxime
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists