linux-kernel - [PATCH 11/11] staging: fpgaboot: change FPGA indirect article to an

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20210608212350.3029742-13-trix@redhat.com>
Date:   Tue,  8 Jun 2021 14:23:50 -0700
From:   trix@...hat.com
To:     mdf@...nel.org, robh+dt@...nel.org, hao.wu@...el.com,
        corbet@....net, fbarrat@...ux.ibm.com, ajd@...ux.ibm.com,
        bbrezillon@...nel.org, arno@...isbad.org, schalla@...vell.com,
        herbert@...dor.apana.org.au, davem@...emloft.net,
        gregkh@...uxfoundation.org, Sven.Auhagen@...eatech.de,
        grandmaster@...klimov.de
Cc:     linux-fpga@...r.kernel.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-doc@...r.kernel.org,
        linuxppc-dev@...ts.ozlabs.org, linux-crypto@...r.kernel.org,
        linux-staging@...ts.linux.dev, Tom Rix <trix@...hat.com>
Subject: [PATCH 11/11] staging: fpgaboot: change FPGA indirect article to an

From: Tom Rix <trix@...hat.com>

Change use of 'a fpga' to 'an fpga'

Signed-off-by: Tom Rix <trix@...hat.com>
---
 drivers/staging/gs_fpgaboot/README | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/staging/gs_fpgaboot/README b/drivers/staging/gs_fpgaboot/README
index b85a76849fc4a..ec1235a21bcc1 100644
--- a/drivers/staging/gs_fpgaboot/README
+++ b/drivers/staging/gs_fpgaboot/README
@@ -39,7 +39,7 @@ TABLE OF CONTENTS.
 
 5. USE CASE (from a mailing list discussion with Greg)
 
-	a. As a FPGA development support tool,
+	a. As an FPGA development support tool,
 	During FPGA firmware development, you need to download a new FPGA
 	image frequently.
 	You would do that with a dedicated JTAG, which usually a limited
-- 
2.26.3