[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f04b06fc-72f9-8f90-343d-e4826a3bf4d7@canonical.com>
Date: Wed, 9 Jun 2021 15:23:11 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
To: Miquel Raynal <miquel.raynal@...tlin.com>,
Naga Sureshkumar Relli <nagasure@...inx.com>
Cc: Michal Simek <monstr@...str.eu>,
Amit Kumar Mahapatra <akumarma@...inx.com>,
Thomas Petazzoni <thomas.petazzoni@...tlin.com>,
Rob Herring <robh+dt@...nel.org>,
linux-mtd@...ts.infradead.org, devicetree@...r.kernel.org,
Vignesh Raghavendra <vigneshr@...com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
helmut.grohne@...enta.de, Srinivas Goud <sgoud@...inx.com>,
Siva Durga Prasad Paladugu <sivadur@...inx.com>,
Richard Weinberger <richard@....at>,
Tudor Ambarus <Tudor.Ambarus@...rochip.com>
Subject: Re: [PATCH v22 15/18] MAINTAINERS: Add PL353 SMC entry
On 09/06/2021 10:01, Miquel Raynal wrote:
> Add Naga from Xilinx and myself responsible of this driver.
>
> Signed-off-by: Miquel Raynal <miquel.raynal@...tlin.com>
> ---
> MAINTAINERS | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
Memory controller bits look good to me, except few things in bindings. I
can take them up to this patch, for which I would need also Ack from
Naga Sureshkumar Relli confirming he will co-maintain this code.
I assume the NAND driver depends on this, so I can prepare a stable tag
with the memory controller part, if needed.
Best regards,
Krzysztof
Powered by blists - more mailing lists