[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210611170123.1057025-1-tony.luck@intel.com>
Date: Fri, 11 Jun 2021 10:01:17 -0700
From: Tony Luck <tony.luck@...el.com>
To: tony.luck@...el.com
Cc: Aristeu Rozanski <aris@...hat.com>, Borislav Petkov <bp@...en8.de>,
Mauro Carvalho Chehab <mchehab@...nel.org>,
Qiuxu Zhuo <qiuxu.zhuo@...el.com>, linux-edac@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH 0/6] Bundle of Intel EDAC patches
Intel EDAC patches are like trains/buses ... nothing for a long time
and then six arrive together.
Patch 1 & 2: Mix logging for 2-level memory configurations (to report
the error in either the "near" (cache) or "far" memory
as appropriate.
Patch 3: On package memory is coming (in the future)
Patch 4, 5, 6: Add support to igen6_edac driver for three extra CPU
models.
Qiuxu Zhuo (6):
EDAC/skx_common: Add new ADXL components for 2-level memory
EDAC/i10nm: Add detection of memory levels for ICX/SPR servers
EDAC/i10nm: Add support for high bandwidth memory
EDAC/igen6: Add Intel ICL-NNPI SoC support
EDAC/igen6: Add Intel Tiger Lake SoC support
EDAC/igen6: Add Intel Alder Lake SoC support
drivers/edac/i10nm_base.c | 171 +++++++++++++++--
drivers/edac/igen6_edac.c | 374 +++++++++++++++++++++++++++++++++++---
drivers/edac/skx_common.c | 82 +++++++--
drivers/edac/skx_common.h | 34 +++-
4 files changed, 606 insertions(+), 55 deletions(-)
base-commit: 614124bea77e452aa6df7a8714e8bc820b489922
--
2.29.2
Powered by blists - more mailing lists